
SHARP SERVICE MANUAL

S86H9C1410SPN

6P-MCHASSIS

11 SYSTEM COLOUR TELEVISION



MODEL DV-1410SPN

In the interests of user-safety (Required by safety regulations in some countries) the set should be restored to its original condition and only parts identical to those specified should be used.

ELECTRICAL SPECIFICATIONS-

CONTENTS	age
ELECTRICAL SPECIFICATIONS	1
IMPORTANT SERVICE NOTES	2
DESCRIPTION OF NEW CIRCUIT	3
SERVICE ADJUSTMENT	36
TROUBLE SHOOTING TABLE	45
CHASSIS LAYOUT	51
• PRINTED WIRING BOARD ASSEMBLIES	52
BLOCK DIAGRAM	55
SCHEMATIC DIAGRAM AND	
WAVEFORMS	59
REPLACEMENT PARTS LIST	66
SOLID STATE DEVICE BASE DIAGRAMS	73

Aerial Input Impedance
Convergence Self Converging System
Focus Bi-potential, Uni-potential electrostatic
Audio Power Output Rating
Audio Power Output Nating
Intermediate Frequencies
Picture IF Carrier Frequency
Sound IF Carrier Frequency 32.4 MITZ (0.3 MITZ)
32.9 MHz (6.0 MHz)
33.4 MHz (5.5 MHz)
34.4 MHz (4.5 MHz)
Colour Sub-Carrier Frequency 34.47 MHz (PAL/NTSC)
34,494/34,65 MHZ (SECAM)
35.32 MHz (NTSC)
Power input AC 110/127/220/240 Volts
. 50 B2/60 B2 /A860
Power Consumption
Speaker Size
Sweep Deflection
RECEIVING CHANNELS
PAL-B/G, SECAM-B/G VHF: E2 ~ E12 ch
CATV: S1-S3, M1-M10, U1-U10 ch
UHF: 21~69 ch
PAL-D/K, SECAM-D/K VHF: R1 - R12 ch
UHF: 21~69 CD
PAL-IVHF: B-J ch (Ireland)
UHF: 21 - 69 CN (U.K., D.K.)
NTSC-M VHF: US:2~13 ch JAPAN;1~12 ch
CATV: A-6~A-1, A~W. AA cn
UHF: US;14-83 ch JAPAN;13-62 ch
RECEIVING FREQUENCY
VHF: 48.25 – 301.25 MHz
UHF: 471.25 ~ 885.25 MHz
Otto and the second contact of the second co

WARNING

The chassis in this receiver is partially hot. Use an isolation transformer between the line cord plug and power receptacle, when servicing this chassis.

To prevent electric shock, do not remove cover. No user — serviceable parts inside. Refer servicing to qualified service personnel.

IMPORTANT SERVICE NOTES

Maintenance and repair of this receiver should be done by qualified service personnel only.

SERVICING OF HIGH VOLTAGE SYSTEM AND PICTURE TUBE

When servicing the high voltage system, remove static charge from it by connecting a 10k ohm Resistor in series with an insulated wire (such as a test probe) between picture tube tag and 2nd anode lead. (AC line cord should be disconnected from AC outlet.)

- Picture tube in this receiver employs integral implosion protection.
- 2. Replace with tube of the same type number for continued safety.
- 3. Do not lift picture tube by the neck.
- Handle the picture tube only when wearing shatterproof goggles and after discharging the high voltage completely.

X-RAY

This receiver is designed so that any X-ray radiation is kept to an absolute minimum. Since certain malfunctions or servicing may produce potentially hazardous radiation with prolonged exposure at close range, the following precautions should be observed:

- 1. When repairing the circuit, be sure not to increase the high voltage to more than 30.0 kV, (at beam 0μ A) for the set.
- 2. To keep the set in a normal operation, be sure to make it function on 21.75 kV \pm 1.5 kV (at beam 800μ A) in the case of the set. The set has been factory-adjusted to the above-mentioned high voltage.
 - . If there is a possibility that the high voltage fluctuates as a result of the repairs, never forget to check for such high voltage after the work.
- Do not substitute a picture tube with unauthorized types and/or brands which may cause excess X-ray radiation.

BEFORE RETURNING THE RECEIVER

Before returning the receiver to the user, perform the following safety checks.

- Inspect all lead dress to make certain that leads are not pinched or that hardware is not lodged between the chassis and other metal parts in the receiver.
- Inspect all protective devices such as non-metallic control knobs, insulating fishpapers, cabinet backs, adjustment and compartment covers or shields, isolation resistor-capacity networks, mechanical insulators etc.

DESCRIPTION OF NEW CIRCUIT

OPERATION DESCRIPTION ON MICROPROCESSOR RH-IX0761CEZZ

The microprocessor IX0761CE is used for the operations of this model, such as tuning, channel selection, sound volume control, remote control, function processing, CRT display. The following describe the operations of the microprocessor IX0761CE.

1. Functional Descriptions

- 1-1. Key Matrix
- 1-2. Signal Reception from Remote Controller
- 1-3. Presettina
- 1-4. Channel Selection
- 1-5. Sound Volume Control
- 1-6. Contrast and Color Control by DAC
- 1-7. Power ON/OFF
- 1-8. Fine Tuning (FT)
- 1-9. MUTE Key
- 1-10. Colour System Display Control
- 1-11. Off-Timer
- 1-12. Program Call
- 1-13, TV/AV Selection

2. Screen Display

- 2-1. Channel Position Display (Large)
- 2-2. Channel Position Display (Small)
- 2-3. Remaining Time Display of Off-Timer
- 2-4. Sound Volume Display
- 2-5. Preset Display




Figure 1. Pin Connections

1. FUNCTIONAL DESCRIPTIONS

1-1. Key Matrix

Table 1. Key Matrix Arrangement

	L,	Lo	Jo	Jı	J ₂	J ₃
E ₃		PWR	TU UP	TU DN	VOL UP	VOL DN
E ₂		TV/AV	FT UP	FT DN	CONT UP	CONT DN
E ₁	_		CH UP	CH DN	COL UP	COL DN
E ₀	_	_	AUTO/ MANUAL	_	-	

The keys are read at intervals of 40 msec. When a key is pressed for about 40 msec or longer, the key entry is decoded and the command is executed. Entries from the key matrix take precedence over entries from the remote controller.

If two or more keys are pressed simultaneously, neither of their commands entered is not executed. If two or more keys pressed simultaneously are those among the typamatic keys CHUP, CHDN, VOLUP, VOLDN, VTUP and VTDN, the command of the last pressed key is executed. If the keys pressed at the same time are not typamatic keys, neither of these key commands is executed unless a key is newly entered after releasing all the keys.

1-2. Signal Receiption from Remote Controller

When a remote control signal enters the INT input, an interruption is made and control goes to the remote control processing routine so that the microprocessor reads 15-bit data of the foreground signal and then 15 bits of the background signal. It thereafter performs inversion check on the foreground and background signals.

If this remote control signal is valid, the bit data is decoded and the command is executed. However, the command is cancelled unless the same code is received for about 200 msec or longer.

Table 2. Codes and Commands (Data Consisting of Ca through Cas)

Λ	C.	~											_	_		
No.	احا	Sy	C ₃ /st 200	em	, C <u>.</u>	, Ce	C ₇	C _a	C _s	C,0	, C ₁₁	Ex	2 C ₁₃ ten-	C ₁₄ Mask	C ₁₅	Commond
1	1	0	.00	1 e 0	0	0	1	1	0	1	0	+	ion 0	1	-	
2	1	0	.u	0	0	1-	0	1	٥	1	0	٥	-	1	ľ	Power ON/OFF
3	Ľ	0	-	-	0	1	0		_	·	_	-	_	1 -	×	VOL UP
4	1	Ť	0	0	Ť	٠		1	0		_0	0	<u> </u>	1	×	VOL DOWN
5	Ť	0	0	0	0	1	1	-	0	1	0	0	_	1	×	MUTE
6	1	0	0	0	0	0	1	0	0	0	1	0	0	1	×	Cont-up
⊢ ~ ⊢	1	0	0	0	0	1	1	0	0	0	_1	0	0	1	×	Cont-Down
-	1	0	0	0	0	0	0	1	0	0	1	0	0	1	×	Colour-UP
8	1	0	0	0	0	1	0	1	0	0	1	0	0	1	×	Colour-DOWN
1	1	0	0	0	0	1	0	0	0	0	_1	0	0	1	×	Cont/colour Normal
	1	0	0	0	0	1	1	0	1	1	0	0	0	1	×	Call
	1	0	0	0	0	1	1	0	0	1	0	0	0	1	×	TV/AV
H	1	0	0	0	0	0	1	0	1	1	0	0	0	1	×	OFF TIMER
	1	0	0	0	0	1	0	0	0	1	0	0	0	1	×	CH-UP
	1	0	0	0	0	0	1	0	0	1	0	0	0	1	×	CH-ON
1	1_	0	0	0	0	0	1	0	1	0	0	0	0	1	×	Pr 0
16	1	0	0	0	0	1	0	0	0	0	0	0	0	1	×	Pr 1
17	1	0	0	Q	0	0	1	0	0	0	0	0	0	1	×	Pr 2
18	1	0_	0	0	0	1	1	0	0	0	0	0	0	1	×	Pr 3
19	1	0	0	0	0	0	0	1	0	0	0	0	0	1	×	Pr 4
20	1	0	0	0	0	1	0	1	0	0	0	0	0	1	×	Pr 5
21 1	1	0	0	0	0	0	1	1	0	0	0	0	0	1	×	Pr 6
22	1	0	0	0	0	1	1	1	0	0	0	0	0	1	×	Pr 7
23 1	•	0	0	0	0	0	0	0	1	0	0	0	0	1	×	Pr 8
24 1		0	C	0	0	1	0	٥.	1	0	0	0	0	1	×	Pr 9
25 1	1	0	0	0	0	1	1	1	1	0	1	0	0	1	×	Pr 1*
26 1	1 (0	0	0	0	G	0	0	0	1	1	Q	0	1	×	Pr 2*
27 1	_(0	0	0	0	1	0	0	0	1	1	0	0	1	×	Pr 3*
28 1		<u>0</u>	0	0	0	0	1	1	0	0	1	0	0	1	×	

1-3. Presetting

Presetting can be searched automatically and manually. The AUTO/MANUAL key in the key matrix is used to change the search mode.

AUTO/MANUAL key entry becomes valid when the preset switch position is changed from the normal mode to preset mode VHF or UHF. Every time the AUTO/MANUAL key is operated, the search mode is changed between AUTO and MANUAL.



When the preset switch position is changed from the normal mode to the preset mode, the microprocessor is put in AUTO SEARCH mode.


1-3-1. AUTO SEARCH

When the preset switch position is changed from the normal mode to preset-mode VHF or UHF, the microprocessor is put in AUTO SEARCH mode, whereby the AFT-MUTE (K_2) output goes "Low".

When the TUNING UP or DN key is entered, searching up or down is started. While searching, "High"

voltage is outputted from Port F_1 , the band display turns red and the AFT-MUTE (K_2) output becomes "High". Upon completion of searching, the AFT-MUTE output and the voltage at Port F_1 go "Low" while the band display turns green.

The turning voltage of any band is changeable.



The tuning voltage is also changeable by operating the FINE UP or DN key for fine adjustment even in AUTO SEARCH mode, though it is unchangeable while the search is going on. When the search ends or when the FINE UP or DN key is released, the tuning voltage and band data are written in the address of EAROM that corresponds to the current channel position.

If the preset switch position is changed to the normal mode during the search or if the POWOFF or AUTO/MANUAL key is entered during searching, the search stops.

1-3-2. MANUAL SEARCH

When the preset switch position is changed from the normal mode to the preset mode (VHF or UHF) and the AUTO/MANUAL key is pressed to obtain the MANUAL mode, the AFT-MUTE (K₂) output goes "Low".

The tuning voltage of any band is changeable by entering the TUNING UP or DN or FINE UP or DN key. When the TUNING UP or DN key is pressed, the tuning voltage goes up or down fast for coarse adjustment. When the FINE UP or DN key is used, the tuning voltage goes up or down slowly for fine adjustment. When the TUNING UP or DN or FINE UP or DN key is released, the tuning voltage and band data are written in the address of EAROM which corresponds to the current channel position.

Channel selecting operation in preset mode does not perform channel selection but only changes the channel position display on the screen.

Table 3. Band Outputs

	K ₁	K _o
VHF _L	L	L
VHF _H	L	н
UHF	Н	L

1-4. Channel Selection

Up to 19 channels can sequentially be selected by the use of the CH UP or CH DN key of the key matrix or remote controller. While the key is kept pressed, the channel positions are changed every 0.7 second. The channels can also be selected directly by the remote controller (Two actions are required for selection of a channel whose No. is 10 or larger).

If the command is entered to select the same channel position as the channel position currently on, no channel selecting operation is performed but only its channel position is displayed.

When channel selection is performed, the VT, band and AFT data stored in the EAROM address corresponding to the channel position now selected are read and set. If the AFT data is off, the AFT-MUTE output (K₂) remains "Low" even after channel selecting operation is performed.

The 2-digit channel selection mode is obtained by operating the "Pro 1*" key. The channel position display thereby appears as "1-". When one of the keys from Pro 0" through "Pro 9" is pressed within about 6 seconds after pressing "Pro 1*" key, the channel is selected.

1-5. Sound Volume

PWM clock which is changeable in 64 steps is outputted from the sound volume control output VDP (at intervals of about 1 msec). The VDP output is changeable by the use of the VOL UP or VOL DN key of the key matrix or remote controller (The MUTE function is available only by the remote controller).

With the VOL UP or VOL DN key pressed, approximately 8 seconds are needed to change the volume from the minimum (or maximum) to the maximum (or minimum). (The sound volume display appears simultaneously with the key entry, and disappears about 3 seconds after the key is released.) When the volume reaches its maximum or minimum, it stops changing at that point

The polarity of the VDP output goes "Low" when the VDP output reaches the minimum or when the MUTE function is turned ON.

When the MUTE key is pressed in MUTE OFF state, the MUTE function is turned ON and the VDP output becomes minimum. When the VOL UP, VOL DN or MUTE key is pressed in MUTE ON mode, the MUTE function is turned OFF.

When the VOL UP or VOL DN key is released, the analog quantity at that point is written into EAROM. The previous state is read after the auto clear is cancelled.

1-6. Contrast and Colour Control by DAC

The DA converter IC IX0762CE (IC1025) is used to input the output control signal from Pin (§) (F2) and Pin (§) (J3) to the Pin (§) (F0), Pin (§) (S) and Pin (§) (F1) so that the contrast and colour outputs are controlled.

Table 4.

	1X0762CE
Contrast output	Pin (D ₀)
Colour output	Pin 🔞 (D ₁)

When the "CONT UP/DN" or "COLOUR UP/DN" key of the key matrix or remote controller is entered, the analog quantity concerned is increased or decreased. The porality goes "Low" when minimum, and goes "High" when maximum.

When the CONT/COLOUR-NORMAL keys of the remote controller is pressed, the CONT output is normalized to 2/3 and the COLOUR output to 1/2, and these data are written into EAROM.

When the CONT/COLOUR UP/DN key is released, the data of the CONT or COLOUR output is written into EAROM.

1-7. POWER ON/OFF

The POW key is a toggle key. The power control output F_3 is changed every time this key is entered.

When the power is turned on, the output F_3 goes "High" and the channel which was on before the power was previously turned off is selected. Also, the MUTE state is cancelled and the previous output state is resumed.

When the power is turned off, the output F₃ goes "Low", the analog control output VDP "Low", and the D/A output "High".

When the power is off, only POW key entry is effective and no other key entry is not accepted.

1-8. FT(+) and FT(-) keys (in Normal Mode)

The FT(+) and FT(-) keys are effective in both normal and preset modes. These keys are used to fine adjust the tuning voltage on a bit-by-bit basis.

When the tuning voltage reaches its maximum or minimum, the tuning operation stops at that point. When the FT(+) or FT(-) key is released, the tuning voltage, band and AFT data obtained at that point are written in the address of EAROM which corresponds to the current channel position.

If the key is pressed in normal mode, the output at the AFT pin goes down to the "Low" level and the CH sign No. is displayed in yellow (for 3 seconds if not in CALL mode).

1-9. MUTE Key

Operating the MUTE key of the remote controller alternately changes the volume output VDPO between the MUTE state (the output always at "Low" level) and the previous non-MUTE state. This key entry is acceptable in both normal and preset modes.

MUTE display on the CRT is as follows:

- In preset mode
 - MUTE display remains for 3 seconds after the key is released, followed by the preset display. The key entry is not accepted during the search.
- In normal mode

MUTE display continues ON after the key is released. If any other key is pressed and display of that key entry thereby appears, MUTE display resumes after 3-second display of that key entry.

1-10. Colour System Display Control

Colour system display corresponds to the display switching inputs G_2 and G_3 as follows:

Table 5.

Displa Switch Input	y ning		Syst	em Dis	play		
G₂	G ₃	Display Character	Display Colour	P	G	В	OUT
Pin 📵	Pin @	_	-	Pin ③	Pin ④	Pin ⑤	Pin ⑥
L	L	_	-	_		_	_
	Н	PAL	yellow	0	0		0
H	L	SECAM	red	0	_		0
Ή	Н	NTSC	green	_	0	_	0

1-11. Off-Timer

Up to 120-second off-timer setting can be achieved by operating the OFF-TIMER key of the remote controller. The setting time is decreased by 30 seconds with a single entry of the key.

Off-timer cancelled +120 sec. +90 sec.+60 sec.+30 sec.+

The off-timer is set (or cancelled) every time the OFF-TIMER key is pressed, as shown above.


When the microprocessor is put in preset mode while the off-timer is in operation, the off-timer operation is cleared. In preset mode, the off-timer cannot be set. The timer starts operation when it is set.

Turning off the power during off-timer operation cancels it.


1-12. Program Call

The program call is a toggle command which is available with operation of the CALL key of the remote control. Each time the CALL key is pushed, the display on CRT is changed one after another as follows:

• Without the off timer turned on:



• With the off timer turned on:



1-13. TV/AV mode selection

The TV and AV modes can be selected through the key matrix or remote-control transmitter. This mode selection is accomplished according to the toggle command. The TV/AV mode selector switch alternately selects the TV or AV mode as follows.


This switch is also used as the AUTO/MANUAL SEARCH mode selector switch; and it can achieve the TV/AV mode selection when the preset mode switch is in the NOR-MAL position. (When the preset mode switch is in the VHF or UHF position, it can accomplish the AUTO/MANUAL SEARCH mode selection.)

Preset mode switch position	Mode select operation
NORM	TV/AV
VHF	AUTO/MANUAL SEARCH
UHF	AUTO/MANUAL SEARCH

<Changeover between TV/AV mode selection and AUTO/MANUAL SEARCH mode selection > When the preset mode switch (SW3) is set to the NOR-MAL position, the base voltage of Q3 reaches 0V to turn it off. As a result, a bias is applied from +B (12V) to the base of Q1 to turn it on, enabling the TV/AV mode switch

(SW1). At this time the AUTO/MANUAL mode switch (SW2) is disabled because Q2 is in the OFF state. When the preset mode switch (SW3) is in the VHF or UHV position, a pulse voltage is applied through this

switch, which causes a voltage integrated by R3, R4, and C1 to be applied to the base of Q3, resulting in Q3 being turned on. As a result, Q1 is put in the OFF state to disable SW1 and Q2 is put in the ON state to enable SW2. This means that the TV/AV mode selection can occur when the preset mode switch is in the NORMAL position and that the AUTO/MANUAL SEARCH mode selection can occur when the preset mode switch is in the VHF or UHF position.




During the display ON mode, program No. is always indicated on CRT. And during the timer residual time display mode, the residual time continues to be indicated at the intervals of 1 minute.

In other than the timer residual time display mode, the residual time display is carried out at the intervals of about 3 seconds in the unit of 5 minutes, as far as the off timer has been turned on.

2. SCREEN DISPLAY

2-1. Channel Position Display (Large)



10 sec. when power is turned on.

3 sec. in other cases.

Figure 3.

If the set is in the TV mode while in the display or display on mode (this mode is on for about 3 or 10 seconds after the power-on, channel select, or TV/AV select operation is performed), it displays a channel position, and if it is in the AV mode, it displays "AV".

A system display occurs concurrently only when the set is in the large display mode. The colour of the AFT OFF position is yellow.

2-2. Channel Position Display (Small)




Figure 4.

Set in display (small) mode by the "CALL" key, the channel position (small) is always displayed on the screen.

The position display colour is yellow when AFT is OFF.

2-3. Off Timer Residual Time Display




Figure 5.

For about 3 seconds after the OFF TIMER key has been pushed or while the unit is in the off timer residual time display mode, there appears the display on CRT as shown above.

During this mode, the residual time is displayed every 1 minute, and during the other modes, it is displayed for about 3 seconds every 5 minutes.

From the time 5 seconds before the off timer function has been stopped, the sign "OM" starts flashing at the intervals of 1 second. After that, the unit will be turned off.

2-4. Sound Volume Display




Figure 6.

When the VOL UP or VOL DN key is being pushed and in about 3 seconds after that key has been touched off, there appears the sound volume display on CRT as shown above.

The sound volume is also displayed when the MUTE key is pushed: with the muting turned on, the display appears in the same way as with the sound volume being set at the minimum.

2-5. Preset Display




Figure 7.

The data as shown above is always displayed on the CRT screen in preset mode.

The VT data display turns yellow in AUTO SEARCH mode. While searching, the band is displayed in red. It turns green when the search is completed.

The VT data is displayed in red in MANUAL SEARCH mode.

OPERATIONAL DESCRIPTIONS OF DAC RH-IX0762CEZZ

The IC (IX0762CE) is used for controlling the colour and contrast. It controls the two (colour and contrast) DA outputs according to the change of the data inputted from the microprocessor IX0761CE.

1. Block Diagram

1-1. Operation of Each Block

2. Functional Description

- 2-1. Reception Signal
- 2-2. DAC Output Signal




Figure 8. Pin Connection

1. BLOCK DIAGRAM




Figure 9. Block Diagram

1-1. Operation of Each Block Program Memory ROM

A mask ROM whose capacity is 512 characters \times 8 bits. User-specified instruction code can be programmed in this ROM.




Figure 10. ROM Address Map

Program Counter PC

A counter which specifies the ROM address and determines the sequence of reading the instructions written in the ROM. The program counter (PC) has the capacity of 10 bits and is of polynomible counter type.




Figure 11. Program Counter

Stack Register SK

A register which, when the subroutine is called, temporarily holds the data, contained in the PC before the subroutine call, until control returns to the original routine.

Data Memory RAM

A storage for various process and control data, having a capacity of 32 characters \times 4 bits (128 bits). A character consists of 4 bits, and bit processing is allowed throughout the memory area. Fig. 12 shows the RAM address map.

X		(0				1		2				. 3			
Y bit	3	2	1	0	3	2	1	0	3	2	1	0	3	2	1	0
o													_			Ī
1																
$\lceil \ \ \rceil$																
:			į	ì										ı		
:	j															
6			!								_					
7			j													\dashv

Figure 12. RAM Address Map

Data Pointer DP

A register whose function is to specify the RAM address and the bit position of the output port D. The register X consisting of the high-order 2 bits of the DP specifies the RAM file and the register Y consisting of the low-order 4 bits specifies the RAM column.

4 Bit Arithmetic and Logic Unit

A unit whose function is to perform logical operations, it performs addition, subtraction, comparison, and bit processing.

Register A and Carry Flag CY

The register A is an accumulater playing a central part in operation, with the capacity of 4 bits. The carry flag CY stores the carry or borrow from the highest position of the arithmetic and logic unit after various instruction execution. The CY is also usable as a 1-bit flag.

Register B

The register B has the capacity of 4 bits. Used for temporary storage of 4-bit data.

Timer

Consists of a 7-bit counter and associated circuitry. It performs 1/100 division and sets the flag. Restarts counting after setting the flag.

The flag can be tested by the skip command (SNZT). The timer and the flag are resettable by the system reset and the reset command.

I/O Ports

(1) Port F

Has a function to perform 4-bit output (OFA) and input (IAF). To perform input it is necessary to program the output latch to (1) and to have the output in high impedance state.

(2) Port D

Has functions to perform 9 1-bit outputs (SD, RD) and to perform 4-bit input (IAD). There are 1-bit

latches at the output section and the register Y of the data pointer is used for specifying one of the port D pins to perform output.

Pins D₀-D₃ are used to perform 4-bit input.

To perform input, it is necessary to program the D_0 -to- D_3 output latches to (1) and to have the output in high impedance state.

The output is N-channel opened drain circuitry.

(3) Port S

A leading edge active sense input pin. When the signal at the S pin changes from "Low" to "High", the flag is set (1). The flag can be tested by the skip command (SNZS). Execution of the skip command resets the flag. System resetting also resets the flag. The S pin is changeable into the level active input pin by mask option. The flag (S) becomes invalid in this case.

The S pin can be tested by the skip command (SNZS). Skipped when at th "High" level.

Reset Function

When a "Low" level signal of more than 2 machine cycles is applied to the RESET pin, resetting is performed. When a "High" level signal is applied after resetting, the program is run from the address 0.

When resetting is performed:

- (1) The program counter is set to the address 0.
- (2) The two flags (timer flag and sense input flag) are reset.
- (3) The output latch of Port D is set to (1) (in high impedance state).
- (4)- The output latch of Port F is set to (1) (in high impedance state).

CNVss Pin


Connect this input to Vss, and be sure to apply the "Low" level input (0 V).


Clock Generation Circuit

The DAC has a built-in clock generator. Provision of an R or ceramic resonator outside the circuit will provide a clock signal. To input the clock signal from outside, connect a clock generating source to the X_{IN} pin and open the X_{OUT} pin.

2. FUNCTIONAL DESCRIPTION

2-1. Reception Signal





2-2. DAC Output Signal




Figure 14.

OPERATIONAL PRINCIPLE OF PAL-VIDEO-CHROMA-JUNGLE LSI (RH-IX0393CEN1)

1. OUTLINE

IC801 (RH-IX0393CEN1) is a chip of video-chroma-jungle LSI, and when combined with IF system IC, it enables colour TV reception. It has a bipolar monolithic structure and is housed in a 48-pin shrink pitch plastic mold DIL. And this IC is further combined with SECAM chroma IC (RH-IX0226CEZZ) to allow TV reception in either of PAL, NTSC and SECAM systems.

2. FUNCTIONS

This IC offers the following functions:

- (1) Sync separation
- (2) Horizontal AFC
- (3) Horizontal oscillation
- (4) Vertical oscillation and sawtooth wave generation
- (5) Video amplification/control
- (6) Chroma amplification/control
- (7) ACC/identify/APC detection
- (8) VCO (Voltage Control Oscillator)
- (9) Chroma demodulation/control

3. FEATURES

- The large scale integrated circuit (LSI) results in rationalized design, high reliability and reduced power consumption.
- (2) The LSI has electrical performance to meet NTSC system TV as well as PAL system TV.
- (3) When combined with SECAM chroma IC (RH-IX0226CEZZ), it can set up a multi TV reception system (PAL/SECAM/NTSC).
- (4) Having two different sync inputs (horizontal and vertical), it gives wider achievement in the circuitry design.
- (5) In horizontal AFC operation, IF-AGC voltage is used to change AFC time constant in order to reduce horizontal jitters in the weak field; AFC gain is increased to improve the skew distortion when VCR switch is turned on; AFC pull-in range is increased by automatic change of AFC gain based on the sync detector circuit; and audio muting and automatic channel selection are possible.
- (6) Vertical drive output is applicable to SRPP output circuit.
- (7) There are such output pins as to meet the horizontal sync output (emitter follower), burst gate pulse (emitter follower) and vertical blanking pulse (open collector).
- (8) Video DC restoration rate variable pin.
- (9) Killer level characteristic in the weak field is improved due to the sync detector system.
- (10) High-speed identify operation to meet VCR application.
- (11) DC tint control during NTSC reception.

(12) Since the horizontal sawtooth wave is used to produce F/F drive pulse, there is less error of F/F operation even if the flyback pulse becomes abnormal in its waveform.

4. SIGNAL FLOW OF IC801

Fig. 1 is a block diagram of IC801.


The composite video signal which has come from IF circuit via the buffer transistor is applied to the horizontal sync separator input (pin (26)), vertical sync separator input (pin (26)), video input (pins (26)) and (26)) and chroma input (pin (26)) after passing through the filter, delay line and other parts respectively.

The signal applied to pin (a) is subjected to a horizontal sync separation and goes out of pin (a). And it is supplied to the horizontal AFC circuit where it is synchronized with the horizontal oscillation signal, and the resultant signal is sent to pin (7); at the same time, BGP (burst gate pulse) is produced from the horizontal sync signal at pin (a) and goes out of pin (a), and it is also applied to the video/chroma circuit.

The signal applied to pin (2) is subjected to a vertical sync separation and is filtered out of pin (2), and then it is synchronized with the vertical oscillation signal, and the resultant signal is shaped into a lamp waveform to go out of pin (6): at the same time, it is sent to the blanking pulse generator circuit to go out of pin (2), and is supplied to the video/chroma circuit.

The video signal applied to pins @ and @ is subjected to an amplification and exeriences controls about its contrast, brightness and tone quality and goes out of pin (5).


The chroma signal applied to pin @ is subjected to ACC control and colour saturation control and goes out of pin @. Meanwhile, the burst signal is produced from the chroma signal by sampling of BGP, and is filtered out of pin (4) to enter ACC/killer detector circuit, identify detector circuit and APC detector circuit: in the case of NTSC system, the burst signal allows NTSC switch to turn on. The chroma signal going out of pin @ is sent to pins @ and @ passing through 1H delay line: this applies to the case of PAL system. In the case of NTSC system, the chroma signal is applied directly to pins @ and @. The signals available at pins @ and @ are subjected to R-Y and B-Y demodulations by multiplication with carrier wave from VCO circuit, and go out of pins 1) and 2) respectively: in the case of NTSC system, the signal experiences a tint control before goint out of pins (1) and At pin (3) in generated a contrast control voltage.



5. SYNC SEPARATOR CIRCUIT

The sync separator circuit is provided with horizontal and vertical input pins and both pins are of the same emitter input system. The emitter input system tends to make lower the impedance of input signal resulting in a poor effect on processing of the incoming chroma signal and video signal. This, however, avoided by such design that the incoming IF signal is once applied to the buffer transistor and then delivered to input pins ? and of the sync separator circuit.

Pin @ is for the horizontal sync separation and pin @ for the vertical sync separation, and both separations are performed by almost the same circuit shown in Fig. 16.



The sync separation level is decided by the difference between the preset voltage at the input pin of IC801 and the sync tip DC voltage of incoming signal and also by the time constant of R_1 , R_2 , and C_1 ; C_2 is used for noise reduction at the time of weak field reception. And if the voltage at the input pin $(\mbox{2})$ or $(\mbox{3})$ is increased up to \mbox{Vcc} available at pin $(\mbox{3})$, it is allowed to forcibly stop the sync separation operation, which is convenient when servicing the TV set is needed.

Fig. 3 shows how the vertical sync separation output is processed. The separation output of pin @ is inverted in phase and goes out of pin @. Then it is subjected to a filter operation by the external capacitor and internal resistor (4.3 kohms) so that it trigger pulse to initiate the vertical oscillation. (See Fig. 17.)






Figure 18 shows how the horizontal sync separation output is processed. The separation output passes through emitter follower (PNP type) and goes out of pin (2): at the time, it is of a negative pulse which is made of DC 4V (sync tip voltage) and DC 12V (base voltage = Vcc).



It is here noted that there is generated BGP (Burst Gate Puse) at pin (3) in addition to the vertical sync separation signal. The CR delay circuit externally attached to pin (3) is used to slow down the rising edge of the vertical sync signal, and when the signal goes down to 9V, the end edge of BGP is detected. On the other hand, the front end of BGP is decided by the CR delay circuit located inside IC801, by which BGP timing is set at about 0.5 µsec in connection with the end edge of the vertical sync signal.

What is mentioned above is illustrated in Fig. 19.



The BGP thus produced is subjected to AND operation together with FBP (Flyback Pulse) coming from pin (4) and is supplied to the video/chroma circuit; then, it is also applied to the NPN emitter follower to have the ampliftude of 7 Vp-p and goes out of pin (3). The design of AND operation is intended to have the BGP be less affected by the noises which may be strongly caused at the time of weak field receiption, leading to an improved video/chroma characteristic at the weak field (see Step 8-3 described later).

There is a possibility that while the unit is in the video input mode, if no video signal is applied or the audio signal is mixed in the tuner by error, there is no chance where BGP is generated in the sync separator circuit. In this case, however, FBP may be used instead of BGP to allow the video/chroma circuit to start its operation. This is possible by decreacing the voltage at pin (a) to about 4V by means of resistor connected thereto.

6. HORIZONTAL DEFLECTION CIRCUIT

The horizontal deflection circuit consists of AFC circuit, sync detector circuit, horizontal oscillator circuit, horizontal output circuit and regulated voltage generator circuit.


6-1. Regulated voltage generator circuit

This circuit is of a series regulator system and generates a constant voltage of about 12V.

A reference voltage is resulted from the operation of two zener diodes ($V_8 = 5.3V$) and two forward diodes ($V_{BE} = 0.7V$), and according to the reference voltage there is produced a constant voltage to be applied to the power supply pin (a) of the horizontal deflection circuit. The current required to activate the whole unit of horizontal deflection circuit (with the regulated voltage generator circuit excluded) is of about 10 mA. This means that it is sufficient to keep the supply current at about 15 mA for a stabilized circuitry operation; however, to supply more current than this may provide an inconveniece in view of the current consumption.

6-2. AFC circuit

The AFC circuit is combined with the horizontal oscillator circuit (described later in step 6-3) and deflection output circuit (outside IC801) to form a PLL circuit.



Horizontal wave signal which has resulted from integration of FBP (Flyback Pulse) is applied to pin (1): at the same time, the sync signal coming from the sync separator circuit is supplied to the AFC circuit.

When the sync signal is at High level, there is a comparition between the actual voltage of the input signal at pin (1) and its means DC voltage. And if the former voltage is higher than the latter's, the current available at pin (1) goes out of there, and in the opposite case, an additional current from the external circuit flows thereinto. Then AFC output signal from pin (2) is sent to pin (1) of the horizontal oscillator circuit through a coupling resistor, where it is used for a PLL operation. In other words, if the input signal of pin (1) is delayed in phase, AFC output voltage becomes higher so that the oscillation signal of pin (1) will have an advanced phase; in the opposite case, the oscillation signal of pin (1) will have a delayed phase. There are rather significant

ripples shown in Fig. 20, but in the actual circuit these are suppressed to the minimum by the included filter; and AFC detection sensitivity (μ) in the usual sync operation is set at about 180 μ A/rad.

This AFC circuit is specially designed to provide a high performance even in the weak field and to meet the operation of VTR when connected to the TV set, the details of which will be discussed in Step 6-5 later.

6-3. Horizontal oscillator circuit and its output circuit The horizontal oscillation circuit is composed of a time constant circuit (R_1 and C in connection with pin (R_2)), Schmidt trigger circuit and R_2 (see Fig. 21-1).






Figure 21-1.

The supply voltage for Schmidt trigger circuit is of 12V (at pin 6), and the threshold level of this circuit is set at 9V and 5V. When the supply voltage is higher than 9V, the threshold level goes down to 5V in which the switch (SW) is turned on; when it is lower than 5V, the threshold level goes up to 9V in which the switch is turned off. As a result, there is an oscillation signal at pin 11 whose waveform is as shown in Fig. 21-2: the rising edge of oscillation is decided by the time constant of \textcircled{R}_1 and C while the falling edge by the time constant of \textcircled{R}_2 and C; the free-run frequency is variable with change of the resistance of \textcircled{R}_1 .




Here is a PLL operation which is performed with use of the signal coming from pin ② of the AFC circuit. The AFC signal is applied to pin ③ of this horizontal oscillator circuit through the coupling resistor R_3 . When pin ② is charged, the signal at pin ① will have an advanced phase; when pin ② is discharged, the signal will have a delayed phase. The oscillation control sensitivity (ß) is set at about 40 Hz/ μ A ($R_1 = 12 \text{ K}\Omega$, C = 5600 pF).

The oscillation waveform available at pin ① is sliced by the voltage of 7V to produce a horizontal pulse (see Figs. 21-1 and 21-2), which goes out of pin ②. The output impedance of pin ② is different depending upon whether the incoming signal is at High or at Low level; the difference is outlined in Fig. 22.



6-4. Sync detector circuit

The output pulse of pin 7 of the horizontal oscillator circuit is applied to AND gate of the sync detector circuit while it is compared with the sync signal which is then available at that AND gate. As a result of AND operation, when both signals are found to occur in the same timing, the constunt current is allowed to flow in the circuit. Then the current is transformed into a voltage by the resistor and capacitor in connection with pin (9), and the voltage is used for various controls in the IC801 (see Fig. 23-1). It is here noted that the output pulse of pin (7) is used instead of FBP to be compared with the sync pulse for their sync detection. Therefore, should there occur an unusual operation to make abnormal the timing relation among the output pulse of pin ⑦, FBP and sync signal, the sync detector circuit fails to show a normal operation. The ideal relationship among the three signals is shown in Fig. 23-2, and this is always assured as far as the unit is operated in the normal manner in usual conditions.



6-5. Special behaviors of AFC circuit

The IC801 is provided with a special design that enables changeover of the time constant and loop gain of the AFC circuit, which aims at prevention of the horizontal jitters in the weak field as well as the skew distortion in the VTR's picture.

Figure 23-2.


(1) Changeover of AFC loop gain

The AFC loop gain becomes High or Low level according to a variation of the AFC detection current available at pin ⁽²⁾. The loop gain is set at High level either when the VTR switch is turned on (with pin ⁽³⁾ forcibly grounded) or when the AFC circuit is in out-of-sync operation mode (with DC voltage of pin ⁽³⁾ being at lower than 1.2V). In other cases, the loop gain is set at Low level.

(2) Changeover of AFC time constant

Changeover of the time constant depends upon the fact the internal resistance of pin (3) is changed in continuous way by DC voltage coming from pin (8); Fig. 10 shows the relationship between the internal resistance of pin (3) and the DC voltage of pin (8). However, when the AFC loop gain is at High leve that is, when the VTR switch is turned on or the AFC

circuit is in out-of-sync operation mode, the resistance of pin (3) is set at maximum whatever voltage pin (8) may have.



(3) Behaviors of pin (8)

DC voltage of pin (8) is varied according to whether the VTR switch is turned on or off, or to whether or not the unit is put in time constant control mode. When the VTR switch is turned on, DC voltage of pin (8) is set at less than 0.3V, where the AFC loop gain becomes High level and its time constant becomes minimum. When the unit is put in time constant control mode, DC voltage of pin (8) is variable in the range from 1.0V to 5.0V; and when it is lower than 3.5V, the time constant becomes minimum, and when it is more than 5.0V, time constant becomes maximum. In actual operation of the circuit, the DC voltage at pin (8) is controlled by the output of IF AGC circuit; that is, the output of pin ② of the IF AGC filter is supplied via the emitter follower circuit (NPN type) to pin (8).

The changeover of AFC time constant is allowed only when the unit is in in-sync operation mode (with DC voltage at pin (a) being more than 2.0V) provided that the loop gain is set at Low level. If pin (a) is made open, the time constant will be minimum.

(4) Behaviors of pin (9)

The coincident filter connected to pin (a) is, as described in Step 6-4, used to judge whether the AFC circuit is in in-sync operation mode or in out-of-sync operation mode, and with its output voltage, changeover of the loop gain and time constant of AFC circuit is controlled. That is, when voltage is more than 1.8V, the loop gain is set at Low level while the time constant is changeable from minimum to maximum: when it is lower than 1.2V, the loop gain is set at High level while the time constant becomes minimum.

The voltage at pin (9) is variable depending on that the unit is in in-sync operation (strong and/or weak

field), or in out-out-sync operation (with noise input only) or the unit is given no signal (and without any noise); and the variable range of this voltage is decided by the external resistor. And the larger the capacitance of the capacitor in parallel connection is, the faster the sync detection speed; and the smaller the capacitance is, the larger the vertical sag. With this taken in concideration, the AFC circuit is properly designed to provide its best performance. The voltage at pin (a) may also be used to cause audio muting as well as to activate the voltage synthesizer, but in this case, some means must be given not to impair a normal operation of the AFC circuit.

(5) Overall operation

What we have described before is summarized in Table 6 below from which it is seen how the loop gain and time constant of AFC circuit are controlled by DC voltages at pins (a) and (a).

Table 6.

	Over 0.3V (With VTR switch ON)	3.5V (Strong field) ~ 5V (Weak field)
1	 Loop gain: High Time constant: Minimum 	Loop gain: Low Time constant: Minimum ~ Maximum
Below 1.2V (Out-of-sync. mode)	Loop gain: HighTime constant: Minimum	Loop gain: High Time constant: Minimum

The AFC circuit operates in this way to ensure better picture on TV and/or VTR screen. When the unit is at in-sync operation mode and with the VTR switch turned on, the loop gain of AFC circuit is at Low level and its time constant is changed from minimum to maximum, so that horizontal jitter in the weak field reception is limited to the least. And if the unit gets out of sync operation when the VTR switch is turned off, the loop gain is set at High level and the time constant becomes minimum, so as to widen the pull-in range of reproduced picture.

When the VTR switch is turned on, the loop gain is kept at High level with the time constant set at minimum so as to improve the skew distortion or reproduced picture. The AFC circuitry operation is outlined in Fig. 25 below. There is caused AFC output at pin ②, and this pin is connected to the voltage limiter (at the lower voltage side only) so that the oscillation frequency is prevented from going down exceeding the specified lower limit.




Figure 25.

7. VERTICAL DEFLECTION CIRCUIT

The vertical deflection circuit is composed of vertical oscillator circuit, lamp wave generator circuit, vertical output circuit and blanking pulse generator circuit.

7-1. Vertical oscillator circuit

The vertical oscillator circuit consists of a time constant circuit (R_1 and C in connection with \mathfrak{D}), Schmidt trigger circuit as well as R_2 and switch SW (see Fig. 26-1).





Figure 26-1.

The supply voltage for Schmidt trigger circuit is of 12V (at pin 3), and the threshold level is set at 8V (upper) and 4V (lower).

When the vertical sync signal is applied to Schmidt trigger circuit, the threshold level is decreased from 8V (the upper limit value) to 7.3V so that the vertical oscillation is triggered to produce a vertical oscillation pulse. The upper trigger-in level directly depends upon the vertical frequency while the lower one is decided by the factor of (vertical frequency $\times \frac{7.3-4}{8-4}$): see Fig. 26-2.




This IC is designed to operate with a rather low current consumption, and this makes the horizontal frequency fluctuation liable to affect the power source, leading to a mal-effect to the interlace operation. To avoid this, due care must be taken for parts alocation and leads arranement on the PWB.

7-2. Lamp wave generator circuit


The constant voltage circuit in the lamp wave generator circuit is turned on when the vertical oscillation is at its rising edge (with the switch SW turned on: see Fig. 26-1), so that the capacitor in connection with pin (9) is instantly charge up. And a current then available at pin (9) is applied to pin (8); the amperage of this current is decided by the resistor connected to pin (8). So that the lamp waveform signal as shown in Fig. 27-2 is generated and sent to the vertical output circuit.

The voltage from the constant voltage circuit is kept at about 6.6V. The constant current which runs in pin (B) is decided by resistance division of the power supply voltage; the former varies in proportion to the latter.



7-3. Vertical output circuit

Fig. 28 shows the vertical output circuit. The lamp waveform signal is amplified in the amplifier (about 45 dB), the output of which is sent to pin . This signal output is enabled with the current consumption as low as about 15 mA, to meet the operation of SRPP circuit. AC and DC components of the output signal are made together to be fed back to pin .



If the power supply voltage (at pin (3)) of the IC goes up too high due to something abnormal, the vertical protection circuit works to prevent the voltage at pin (6) from lowering down excessibly, so that the output capacitor ("C" in Fig. 28) is protected against damages by the higher voltage.


If it is needed at the time of servicing to stop the vertical oscillation forcibly, this can be done by applying a high voltage to pin (a) or (b) forcibly, or a low voltage to pin (a) (at the oscillator circuit) and pin (a) (at the lamp wave generator circuit) also forcibly. However, it is here noted that if the voltage at pin (b) is lowered down to below 1.5V, the transistors inside the IC may be damaged, and that if pin (a) is given a lower voltage, this will cause the current of a few 10 mA at least to flow in pin (a) from Vcc.


7-4. Vertical blanking pulse generator circuit

Fig. 29-1. shows the vertical blanking pulse generator circuit. When the vertical oscillator circuit starts to discharge itself, the switch SW in the vertical blanking pulse generator circuit is opened to charge pin (§) through the capacitor and resistor externally connected to this pin, thus to initiate the blanking operation. As charging at pin (§) proceeds and its voltage reaches about 5V, the switch SW is closed to terminate the blanking operation. The blanking operation starts in timing with the rising edge of the vertical sync output and how long it lasts is decided by the time constant of the capacitor and resistor in connection with pin (§).

The blanking pulse thus produced is then applied to the video/chroma circuit for blanking of the video and chroma signals, and at the same time goes out of pin (3) through the open collector circuit.

The output available at pin (a) is at High level at the time of blanking with the maximum rating of 3mA and 16V. Fig. 29-2 shows the timing relation among the waveforms accompanying the vertical oscillation.






The resistor which is externally connected to pin (§) is usually designed to have its resistance greatly more than that of the internal resistor (100 ohms): it is desirable for the external resistance to be more than 100 kohms. Without this design, the discharge voltage of pin (§) fluctuates because of IC quality dispersion or the environmental temperature, resulting in an instability of the blanking length of time.

8. VIDEO CIRCUIT

The video circuit is composed of video amplifiers (tone/contrast control), DC restoration circuit (brightness control) and output circuit (white peak limiter, horizontal/vertical blanking).

8-1. Video amplifiers


As shown in Fig. 30-1, there are three amplifiers for tone control and one amplifier for contrast control which are included in the video circuit.





The composite video signal which has passed through the delay line and colour signal trap is applied to pin @ and, at the same time, is sent to pin @ via the high pass filter.


The video signal going out pin ② is then fed to the amplifier 1 and, at the same time, is sent to the amplifier 2 via the low pass filter. The high-frequency component of the video signal available at pin ③ is applied to the amplifier 3. Then each of the three amplifiers is subjected to gain control by DC voltage available at pin


②: Figs. 30-2, -3 and -4 show how the amplifiers are varied respectively in their gain. The respective outputs of the three amplifiers are added together in such way as to obtain the ideal tone of reproduced picture: Fig. 31 represents a typical example of the tone control characteristic thus obtained. The video signal, after having experienced the tone control, is then supplied to the amplifier 4 where it is subjected to the contrast control Fig. 32 shows a typical example of the contrast control characteristic achieved there.











8-2. DC restoration circuit

Fig. 33-1 shows an outline of the DC restoration/ brightness control circuit.

The video signal which has experienced the tone/contrast control is here amplified by the rate of R2/R2 in the circuit of Ω_1 , R_1 , Ω_2 and R_2 , and at the same time its DC level is controlled by the voltage at the base of Ω_2 . This DC level control is performed in the way that: there is a DC difference voltage between pins $\mathfrak P$ and $\mathfrak P$, and the difference voltage is amplified to be applied to the base of Ω_2 only during BGP (Burst Gate Pulse) period so that C_1 and C_2 in connection with pin $\mathfrak P$ is charged up. Accordingly, the voltage at the base of Ω_2 remains the same even when it is out of BGP period.

During BGP periode, it is seen from Fig. 33-1 that DC voltage at pin (a) is inversed in phase and fed back to pin (a). In this way, it is possible during BGP period to control DC voltage (pedestal DC voltage) at the emitter of O₃ by applying a brightness control voltage to pin (3). Fig. 33-2 represents the brightness control characteristic.

If C_3 in connection with pin $\mathfrak D$ is grounded, the video signal appearing at the emitter of Q_3 is integrated by R_3 , R_4 and C_3 to get under the brightness control; at this time, DC voltage of the video signal is controlled at the DC restoration rate of $R_4/R_3 + R_4$. With pin $\mathfrak D$ kept opened, the DC restoration rate is set at 100%. C_1 and C_2 in connection with pin $\mathfrak D$ are used to improve the transient response characteristic (just when the power switch is turned on).




Figure 33-1.




Figure 33-2.

8-3. Output circuit


The signal going out of the DC restoration circuit passes through the 2-stage transistor (Q_1 and Q_2 shown in Fig. 34) is applied to pin (§). At the base of Q_1 , DC voltage of the signal has the temperature characteristic of 0 V_{DE} and when it reaches pin (§), it will have the temperature characteristic of 2 V_{BE} .

The output signal of pin 5 is subjected to its DC voltage control by Q_3 , Q_4 and Q_5 : Q_3 is effective during the vertical blanking period; Q_4 during the horizontal blanking period; Q_5 during WPL (White Peak Limiter) operation.

At the time of vertical blanking, the voltage at the base of \mathbb{Q}_3 becomes higher, to which the output voltage of pin 5 is clamped. At the time of horizontal blanking, the FBP (flyback pulse) is applied to pin 4 while the output voltage of the comparator circuit becomes higher (if given more than 9V), to which the output voltage of pin 5 is clamped by means of \mathbb{Q}_4 . The WPL operation is performed in the way that: if pin 4 is given some DC voltage when it is out of FBP period, the output voltage of pin 5 lowers down to the voltage at the base of \mathbb{Q}_5

minus Vee.

The output signal of the comparator circuit is sent to the BGP generator circuit and AND circuit where a burst gate pulse is produced for various controls in the IC801.



9. CHROMA CIRCUIT BLOCK

The chroma circuit is composed of the following blocks; the main signal processing section consisting of chroma amplifier and colour output demodulator circuit, and the section for the burst signal processing and main signal control which is composed of ACC/killer detector circuit, identify detector circuit, APC detector circuit and VCO circuit. For convenience of the explanation, the descriptions will be given first on how the burst signal is processed and how the main signal is controlled. Though this IC is designed to have priority for PAL system, it can also receive signals of NTSC system. The explanations will be given for both systems where their operations are different.

9-1. VCO circuit/APC circuit

The VCO (Voltage Controlled Oscillator) circuit and APC (Automatic Phase Control) circuit work to carry out a PLL operation, so that a CW (Carrier Wave) signal is generated to be locked with the burst signal. The carrier wave is then used to activate the ACC/killer detector circuit, identify detector circuit and colour output demodulator circuit.

As shown in Fig. 35, the VCO circuit is composed of the amplifier and phase composition circuit, both located between pin @ and pin @, and the externally connected

crystal loop. The external crystal loop is made of series resonation LC, and its oscillation frequency is variable with change of the phase of IC by means of the APC filter voltage. More precisely, the oscillation wave available at pin $\mathfrak D$ is amplified and divided into two signals which have different phases. The composition of these signals is controlled by the APC filter voltage coming from pin @, thus altering the phase of the output signal of pin (9); as the voltage of pin (4) is increased, the output signal of pin @ is lagged in phase with its free-run frequency decreased. R1 is a load resistor to meet the output of pin @ which is connected to the open-emitter transistor; R2 is a damping resistor for the resonation circuit; and C1 is a trimmer capacitor to adjust a deviation of the free-run frequency due to a quality dispersion of the IC and its peripheral circuits. The larger deviation of free-run frequency will result in that the pull-in range of VCO is biased to make shallower the killer level and that the identify detector circuit is liable to cause erroneous locking with the burst signal. C2 is a low pass filter which works to prevent abnormal oscillation due to overtoning of the external crystal loop: if the capacitance of C2 if too high, the contro. range of VCO becomes narrower with its pull-in range and holding range also becoming narrower.




Figure 35.

The output signal of the VCO circuit is sent to the \pm 45° circuit where it is divided into +45° CW (carrier wave) signal and -45° CW signal. The -45° CW signal is then supplied to the APC detector circuit the outline of which is shown in Fig. 36-1. The -45° CW signal is here multiplied with the burst signal, and the resultant signal is subjected to a sampling operation during BGP period and to a holding operation during non-BGP period. Fig. 36-2 shows the phase relationship between the -45° CW signal and burst signal when they are normally locked with each other.




Figure 36-1.






Figure 36-2.

When the phase of the -45° CW signal is lagged, DC voltage of pin @ decreases and its output frequency becomes high with lagged phase. When the phase of the -45° CW signal takes a lead, on the contrary, DC voltage of pin @ increases and its output frequency becomes low with lead phase. In this way, the CW signal is locked with the burst signal.

As is well known about the PLL circuit, if the time constant (provided by C2, R1 and R2 in this case) of the included low pass filter is small, the anti-noise characteristic will deteriorate; and if it is large, the pull-in range of VCO becomes narrower.

The R₁/R₂ ratio exerts an influence on the transient response characteristic when the power switch is turned on. The representative value of APC detection sensitivity (μ) is 35 mV/deg, and that of the VCO control sensitivity (岛) is 2.8 Hz/mV. The principles of VCO pulling-in operation are shown in Fig. 37.








Figure 37.



9-2. Control of CW phase (±45° circuit and tint control circuit)

Fig. 38 shows the phase relation of each CW against the burst signal when they are normally locked with each

other.

The tint circuit controls the degree of composition of $\pm 45^{\circ}$ CW and changes the CW phase in the demodulator circuit to control the demodulation angle.





Figure 38.

9-3. Identify detector circuit, NTSC switch circuit and flip-flop circuit

R-Y component of PAL signal has its phase reversed alternately every 1H, and to meet this operation, the burst signal also changes its phase from $+135^{\circ}$ to -135° and vice versa every 1H. The identify detector circuit works to detect in what timing the burst signal's phase is changed from $+135^{\circ}$ to -135° and vice verse every 1H. The flip-flop circuit is used to reverse the phase of each control signal every 1H.

The horizontal sawtooth signal available at pin ⁽¹⁾ is applied to the comparator circuit where it is shaped in waveform to become a control pulse to drive the flip-flop circuit. The reference voltage of the comparator circuit is set at 250 mV lower than the average DC voltage of the horizontal sawtooth signal. To have a stablized operation of the flip-flop circuit, it is desirable to keep the amplitude of pin ⁽¹⁾ at more than 1 Vp-p. Fig. 39 illustrates the principle of what we have mentioned above.






Figure 39.




Fig. 40 shows the outline of the identify circuit and NTSC circuit.

The output signal of the flip-flop circuit is reversed in phase every 1H so that the burst signal's phase is also reversed every 1H. The burst signal is then multified by -45° CW and the resultant signal is subjected to a sample/hold operation by the capacitor in connection with pin ①. The voltage as a result of the sample/hold operation is compared with the reference voltage which is slightly lower than DC voltage (V_{IDENT}) equivalent to the multiplied output under no signal condition. In case of erroneous circuitry operations, the voltage of pin ① becomes lower than the value of V_{IDENT} and the flip-flop circuit is temporarily put in a stop while the chroma amplifier experiences a killer operation. Fig. 41 shows the principle of these operations.

The operation speed of the identify circuit is increased by making smaller the capacitance of the capacitor which is connected with pin (4); the killer operation which accompanies a mis-operation of the identify circuit is performed also at high speed, because it takes place in the later stage than the colour control operation, which is different from the ordinary killer operation described later.

No identify operation is needed when the unit is receiving NTSC signal, and so there are two different voltages at pin (1) to meet either the identify operation during PAL system mode or the non-identify operation during NTSC system mode. Namely, the voltage of pin (1) is kept at 8V to 9V to allow indentify operation for PAL mode, while it is forcibly reduced to lower than 3V (with the resistor of 3kΩ grounded) to meet nonidentify operation at NTSC mode. When the voltage of pin (1) is reduced to lower then 3V, another comparator detects that the unit is operating in NTSC mode, so that generation of the pulse to drive the flip-flop circuit is stopped and the killer operation which accompanies a mis-operation of the identify circuit is also put off forcibly. In this way, the flip-flop circuit stops its operation in NTSC mode, in such direction as to allow normal operation of the next-stage demodulator circuit.

9-4. ACC/chroma killer detection circuit






Figure 42-2.

Fig. 42-1 shows the outline of the ACC (Automatic Chroma Control)/chroma killer detection circuit. The burst signal and +45° CW are multiplied by each other having the respective phases shown in Fig. 42-2, and the resultant signal is used to charge either pin @ during BGP period or pin @ during non-BGP period; the potential difference between pins @ and @ varies according to the amplitude of the incoming burst signal. When the amplitude is large, DC voltage of pin @ becomes high.

The voltage available at pin (a) is the multiplied output without burst signal, which accurately follows the output fluctuations of pin (a) due to the deviations of power supply, temperatures, etc. (this behavior is usually called as a bias sampling hold operation). Accordingly, the exact multiplied output can be obtained as a potential difference between pins (a) and (a).

This IC performs the burst level detection based on the sync detection system, and in addition to this, the burst level is decided by the above-mentioned bias sampling hold operation so that the deep and stabilized killer level is realized. The killer level is decided by the design that the resistor R in connection with pin (a) is used to provide an offsetting between pins (a) and (b). The ACC level also depends on this resistor R although it has been almost set by the IC itself.

 C_3 is used to determine the transient response characteristic (when the power switch is turned on and off, or the killer circuit is turned and off), the ACC operational performance (vertical sag) during the vertical sync period, and the anti-noise characteristic in the weak field reception: the time constant of C3 is set to the optimum to obtain the purpose, together with optimum selection of the time constant of the APC filter (connected with pin 40). C_1 and C_2 are used not only to charge or discharge pins @ and @ but also to perform the role of filtering the high frequency component out of the multiplied output; to attain the purpose, the ceramic capacitors (0.01 μF) with good high frequency characteristic are employed. The same consideration is given to designing of the APC filter (connected with pin @) and the identify filter (connected with pin 49).

9-5. Burst cleaning/sampling

The burst signal coming from the chroma amplifier circuit described later is applied to pin (4) through the impedance of about 2.5 kohms, and at the same time, it is sent to the burst signal sampling circuit during BGP period where only a pure burst signal is picked out. Then the burst signal is fed to each of the APC detector circuit, ACC/killer detector circuit and identify detector circuit where it is multiflied by the CW signal available with each of these circuits.

To pin A is connected the external capacitor and tank circuit which are used to perform the cleaning of burst signal (see Fig. 43). C_1 is the capacitor to cut off DC voltage of pin A, and L and C_2 are the tank circuit.




Figure 43.

The tuning point of the tank circuit can be checked by monitoring the chroma output of pin (a) which is available when the burst signal present at pin (a) is kept under the control of ACC detector circuit. And when the tank circuit is set at its best turning point, the burst signal of pin (a) is maximum as it enters the ACC/killer detector circuit, so that there is produced the minimum chroma output at pin (a).

If the tuning point of the tank circuit is changed, the phase of the burst signal which is applied to the APC detector circuit is also changed. This means that it is possible to adjust the phase difference between the demodulated chroma signal and CW signal by changing that tuning point.

To keep higher the value Q of the tank circuit is better because making it too low will diminish the cleaning effect and deteriorate the weak field characteristic. If the value Q is made too high, however, the cleaning effect is reduced since it also depends on the internal resistor of 2.5 kohms.

Problem on the free-run frequency, one of the commonly discussed problems about the chroma circuit, is caused mostly due to roundabout or interference resulting from the arrangement of parts or leads on the IC. To keep the circuit in Fig. 44-1 free from this problem, it is required to arrange the parts and leads on the IC so as to make the least the turnout of CW at pin (4) when it is given no chroma signal.

9-6. Chroma amplifier

The main signal is processed in the chroma amplifier and also in the demodulator circuit described later. Fig. 44-1 is a block diagram of the chroma amplifier. The signal passing through the band pass filter, where only the chroma component is taken out, is supplied to pin and amplified in the primary ACC amplifier (A).





Figure 44-1.


The gain of the ACC amplifier is about 20 dB at maximum, and it is controlled by the output signal of the ACC/killer detection circuit so that the chroma signal output of the amplifier is kept always constant. Fig. 44-2 shows an example of the ACC characteristics.



The chroma signal going out of the ACC amplifier is then sent to the burst amplifier (B) or the colour control amplifier (C) in the next stage. The amplifier (B) and the amplifier (C) are shown independently in Fig. 44-1, but in actual cases most of their parts are co-used according to the design which makes the maximum gain of the amplifier (C) completely equal to the fixed gain of the amplifier (B).

In the amplifier (B), the chroma signal is amplified by about 27 dB and sent to the burst cleaning circuit. The chroma signal then available at the burst cleaning terminal (pin (4)) includes not only the burst component but also the main signal component, and it is in the later stage that only the burst signal will be taken out of the chroma signal. In the amplifier (C), on the other hand, there is no signal input during BGP period so that there appears no burst signal at pin (6); this behavior is specified to make the 1H delay line connected with pin (6) free from the interference by the burst signal.

The gain of the amplifier (C) is variable with change of DC voltage at the colour saturation control terminal (pin ®). With regard to the colour saturation for which the final colour tracking is done by the SECAM chroma IC, it is arranged that DC voltage of pin ® is directly applied to the buffer and goes out of pin ® entering the SECAM chroma IC. Therefore, the gain of the amplifier (C) is fixed with the maximum contrast and is variable with change of DC voltage of pin ®. Fig. 44-3 shows the colour saturation charactristic.



The killer operation is performed in the following order. The normal killer detection output is applied to pin (3), and DC voltage then available at pin (3) is reduced to the level almost close to the ground voltage. By doing so, the gain of the amplifier (C) is lowered so that the chroma signal is disabled to go out of pin (7). In practice, whether the killer operation is working or not can be

confirmed by measuring DC voltage at pin (a). As to the killer operation which accompanies a misoperation of the identify circuit, it is activated in the circuit which is provided after the buffer circuit away from pin (a). Thus the operation is performed at high speed regardless of the time constant of the resistor which is connected with pin (a). The signal output of pin (b) is allowed through the open emitter transistor and it is designed that it can be driven up to about 6 mA (with the emitter resistance of 1 kohms) in view of cooperation with the 1H delay line in connection with pin (b).

9-7. Demodulator circuit





Figure 45-1.

Fig. 45-1 shows the outline of the demodulator circuit. The chroma signal coming from pin (1) is partially applied to the 1H delay line, and the signal thus delayed and the not-delayed signal are subjected to addition or subtraction to produce B-Y signal and R-Y signal, which are then sent to pins (8) and (6) respectively: in the case of NTSC system, only the not-delayed signal is supplied to pins (8) and (6) simultaneously. After that, B-Y signal and R-Y signal are sent to their multiplier circuits for their demodulation; here is noted that no input is applied to the multiplier circuit during the horizontal

and/or vertical blanking period or when the killer circuit is in operation. B-Y signal available at pin is multiplied by -45° CW signal, and the resultant signal goes out of pin (i); this output refers to B-Y demodulation output. R-Y signal available at pin (ii) is multiplied by +45° CW signal the phase of which is reversed every 1H by the flop-flop output controlled in normal direction with the identify circuit, then the resultant signal goes out of pin (iii); this output refers to R-Y demodulation output.

DV-1410SPN

The ratio of each demodulation output is set as per standard according to the resistance ratio of the IC itself, and its fluctuations are limited to the least against possible deviations of power supply, temperature, etc. Take note, however, that the demodulation ratio is set with a priority given on PAL system and in case of NTSC system the ratio slightly differs from the standard value. Fig. 45-2 shows the demodulation characteristic.



When the unit is in NTSC reception mode, the output voltage of pin (§) of the tint control circuit is used to change the phase of CW signal to perform the tint control during NTSC reception. However, the demodulation angle between B-Y signal and R-Y signal is fixed at 90° for NTSC system, and this means that the demodulation angle of NTSC standard won't be precisely set even with the said tint control.

This tint control circuit also works while the unit is in PAL reception mode: in this case, pin (6) is kept opened to obtain the normal demodulation angle. The reason why the demodulator circuit needs a killer operation is as follows. In case the SECAM chroma IC is included in the unit, the same 1H delay line is used for both SECAM reception and PAL reception. When the unit is in SECAM reception mode, the SECAM signal is applied to pins 🚯 and 🚇, then it passes through the demodulator circuit and goes out of pins 1 and 2. After that, the signal is sent to the SECAM chroma IC where it is judged whether it belongs to SECAM system or to PAL system. During this process, however, there is much traffic of the signal between each IC to cause such inconvenience as cross-talk. To avoid this crosstalk, it is designed that the killer circuit turns on when the unit is in SECAM reception mode, so that the signals available at pins @ and @ are cut off not entering the demodulator circuit.

For output DC voltage of pin ① and pin ②, its temperature characteristic is designed to be nearly zero. To complement this, the video output (pin ⑤) has the temperature characteristic equivalent to $2V_{BE}$, finally making zero the DC voltage temperature characteristic of each of R, G and B output signals. Here must be used a low pass filter to meet the generation of high frequency component.

POWER SUPPLY REGULATOR CIRCUIT

The power supply control circuit of this model is of the primary and secondary side separation type, which uses switching regulator circuitry. The main elements are enclosed in a flat package, and the supply voltage is factory-set. The major features include:

- Double insulation structure completely separetes the primary and secondary sides for the so-called "cold chassis".
- Number of parts is greatly reduced, resulting in improved reliability.
- 3) No supply voltage setting is needed.
- The main circuits are contained in a single package, making replacement easy if required.
- 5) Two ways of operational mode are available; standby and full-power operation.
- 6) The input voltage is widely controllable between 90 and 280V.

Operation

The main parts of the circuit are shown on page 30 where the power supply regulator IC is enclosed with the broken line. The function of each component is as follows:

Q1 : error detection amplifier

Q2 : drive stage

Q3 : control switch transistor

ZD1: zener diode for comparison

Q702: off lock switch transistor

Q701: over-current limiter

D711: trigger diode

D705: pulse clipper

D708: detection voltage rectifying diode

D732: +B (= 115V) rectifying diode

D733: +B (≒ 12V) rectifying diode

D301: audio power supply rectifying diode

The actual operation is as follows:

Standby mode

- 1) With the power (MAINS) switch on, the AC input voltage is rectified by D701 and C707. ($B_D = 280V$ DC at AC 220V).
 - At this time, both Q1 and Q2 remain off. Accordingly, current i_1 flowing through R711 and C714 directly enters pin ② of IC701 to change into Q3 base current i_B .
- 2) The Q3 base current i_B causes the collector current i₂ to start flowing. That is, the current starts to flow from pin ② of the regulator transformer T701 towards pin ⑦. This current generates drive voltage e₀ between pins ③ and ④ of transformer T701, causing drive current i₃ to start flowing and increasing the Q3 base current i_B.
 - Consequently as current i_{B} increases, current i_{2} becomes greater, thus turning $\Omega 3$ abruptly on.
- 3) When Q3 is completely saturated, it does not act to amplify the current, and i₂ stops increasing and the generation of e₀ is discontinued. Therefore, i₃ goes out and Q3 turns off.

- 4) The instant that Q3 turns off, the magnetic energy stored between pins ② and ⑦ of transformer T701 is fed out of pins ① and ② of the same transformer. This energy is rectified by L731, D732 and C731 to allow current i_D into the secondary load.
- 5) When the magnetic energy all flows out to the secondary side, the secondary side turns off and at the same moment the primary side (Q3) turns on. By this automatic oscillation (blocking oscillation), the secondary output voltage gradually rises.
- 6) As the secondary output voltage becomes greater, the voltage induced at the coil at pins ④ and ⑤ of transformer T701 is also rising. R1, R2 and ZD1 have been determined so that Q1 turns on when the induced voltage has reached a preset level.
 Now when Q1 turns on the base current is of Q2

Now when Q1 turns on, the base current i_6 of Q2 flows to activate Q2. Then the current i_C flows to absorb the base current i_B of Q3.

- 7) When the secondary output voltage B_1 rises, the voltage between pins 4 and 5 of transformer T701 also in creases. This causes Q1 and Q2 to turn on, the base current of Q3 to decrease, and the off time to be prolonged. When the off time of Q3 is longer, the magnetic energy stored in the primary coil (between pins 2 and 7) of transformer T701 becomes less, causing the secondary output voltage B_1 to decrease.
- 8) To the contrary, when the secondary output voltage B₁ becomes lower, Q1 and Q2 turn off, the base current i_B increases and the on time is prolonged. Which means the voltage B₁ comes higher. Thus the secondary output voltage B₁ is kept constant.
- 9) The off clock circuit consists of Q702, R742, R743, C725, D715 and T701 (pins (4) and (6)). Q702 is intended to absorb part of i₃ to cut down half the frequency of the self-excited oscillator. This design provides less power loss at the primary

This design provides less power loss at the primary circuit.

Full-power operation

- By turning on the remote control unit in the standby mode, the secondary load abruptly becomes great.
- 2) At this time, the horizontal circuit at the secondary side starts operation, generating the FBT pulse at the FBT (pins 1) and 12). This signal flows through D711 and R729, allowing trigger current i₄.
- 3) The current i₄ is combined with drive current i₃ into current i₅, which is fed to pin ② of the IC. Now the oscillation of Q3 is synchronized with the horizontal frequency of trigger current i₄.
- 4) The secondary output voltage B₁ is controlled in the same way as in the standby mode. The +B (≒ 12V) output and the audio output are also controlled the same manner as the output B₁ which was discussed earlier with respect to pins ① and ② of transformer T701.

A pulse clipper circuit and an over-current limiter circuit are peripherally attached to this circuit. The pulse clipper circuit consists of R723, C708 and D705. It protects Q3 by cutting off the part of the voltage higher than the specified level because the collector voltage of Q3 rises high for a moment when Q3 turns off.

The over-current limiter circuit consists of Q701 and R705. It protects Q3 against possible damage due to a large current (collector current).




Figure 46. Power Supply Regulator Circuit

SIF DISCRIMINATION AND CONVERTER CIRCUITS




Figure 47. SIF Discrimination and Converter Circuits

From the PIF/SIF IC (pin 10 of PIF PACK), the SIF signal (4.5/5.5/6.0/6.5 MHz) corresponding to the reception mode flows into pin (6) (SIF discrimination input) and pin (8) (SIF mixer amplifier input) of IC301.

The signal coming into pin (6) is internally subjected to the limiter and the amplifier, and goes out of pin (10).

This outgoing signal from pin 10 passes through the 4.5 MHz, 6.0 MHz and 6.5 MHz filters and the resultant signals are fed into pins 12. 14 and 16, respectively, and again internally detected.

When the SIF signal frequency is 4.5 MHz, pin 1 becomes high level and the 10 MHz signal is oscillated at pin 1. When it is 6.0 MHz, pin 1 becomes high level and the 11.5 MHz signal is oscillated at pin 2.

In the case of 6.5 MHz, pin 1 becomes high level and the 12 MHz signal is oscillated at pin 3.

Moreover, these SIF signals are mixed into the 5.5 MHz signal, which goes out of pin (1). If the SIF signal frequency is 5.5 MHz initially, the signal is amplified at pin (19) and goes out of pin (1).

RECEPTION SINGAL SYSTEM DISCRIMINATOR CIRCUIT

The System discriminator circuit is an integrated circuit which consists of 4.5 MHz discriminator, 50 Hz/60 Hz discriminator, PAL discriminator and their peripheral logic circuit.

Fig. 48 shows a block diagram of this system discriminator IC (RH-iX0354CEZZ), and Table 7 represents how the pin condition of the IC changes according to the systems of TV signals in ereception.

Table 7. Pins Conditions of IC (RH-iX0354CEZZ) Depending On the Systems of TV Signals in Reception.

		Reception		Input pir	1		Output pin							
	_	CHROMA	SIF	VERTICAL	HORIZONTAL	22	23	26	10	11	12	13	20	21
		(MHz)	(MHz)	HŻ	(kHz)	SECAM Killer		PAL DET		PIF/S	V	Н	P/N switch	ARC
1	CCIR-B/G PAL	4.43	5.5	50	15.625	L	н	Н	Н	L		1	L	L
2	CCIR-B/G SECAM	4.25/4.406	5.5	50	15.625	н	L	L	H/L	L	[L	Ĺ	L.
3	OIRT-D/K PAL	4.43	6.5	50	15.625	L	Н	н	н	L	L	L	L	L
4	OIRT-D/K SECAM	4.25/4.406	6.5	50	15.625	н	L	L	н	L	L	L .	Ĺ	L
5	CCIR-M NTSC	3.58	4.5	60	15.734	L.	. н	L	L	н	Hz	Hz	Hz	Н
6	CCIR-I PAL	4.43	6.0	50	15.625	L	н	н	н	L	L	L	L	Ļ
7	[VTR] NTSC-4.43	4.43					-							
8	NTSC-3.58-	1	5.5	60	15.734	L	н	L	н	L	Hz	Hz	Hz	L
8	5.5	3.58	5.5	60	15.734	L	н	L	L	L	Hz	Hz	Hz	н
•	[VIDEO DISC]								_					
9	PAL-DISC NTSC-DISC	4.43 3.58	5.5 4.5	60	15.625	L	н	н	н	L	Hz	L	L	Ł
,	SECAM-			50	15.734	- L	н	L	L	н	L	Hz	Hz	หั
١	DISC	4.25/4.406	5.5	60	15.625	н	L	L	H/L	L	Hz	L I	, ,	L

Note 1:

Video disc in use:

PAL-DISC; When NTSC disc is played with a PAL disc player.

NTSC-DISC; When PAL-SECAM disc is played with an NTSC disc player.

SECAM-DISC; When NTSC disc is played with a SECAM disc player.

Note 2:

H : High level

L : Low level

Hz: Open collector




Figure 48. Block Diagram of System Discriminator IC

DESCRIPTION OF ELEVEN COLOR TELEVISION SYSTEMS

Generally speaking, there are three important color systems in the world, i.e. PAL system SECAM system and NTSC system, and they are further divided into 16 systems as follows, the details of each of which are shown in Table 8.

1. PAL-B	9. SECAM-D
2. PAL-G	10. SECAM-K1
3. PAL-I	11. SECAM-L
4. PAL-N	12. SECAM-60
5. PAL-M	13. NTSC-M
6. PAL-60	14. NTSC-N
7. SECAM-B	15. NTSC-50
8. SECAM-G	16. PAL-D
	

This unit is able to receive eleven color television systems out of the sixteen, which are shown below.

- ① PAL-B/G
- ② PAL-I
- ③ PAL-60
- SECAM-B/G
- ⑤ SECAM-D/K1
- ® SECAM-60
- 7 NTSC-M
- ® NTSC-50
- PAL-D

When in VTR playback mode, this unit can receive the following two systems.

- @ NTSC 4.43-5.5
- ① NTSC 3.58-5.5

NTSC VHD Disc player at play mode VHF & UHF 15.625 kHz | 15.734 kHz NTSC-50 VHD system 1 625 NTSC system NTSC-N 3.58 MHz 4.5 MHz None z 1 15.734 kHz VHF & UHF NTSC-M Costa Rica Suatemala Columbia 60 Hz Dominica Ecuador Canada, Mexico U.S.A. system Hawaii Japan 525 Chile, Cuba Σ į SECAM-60 SECAM VHD Disc player at play mode 60 Hz VHD system 불 625 SECAM-L -uxemburg Monaco French system France 불 6.5 MHz SECAM-K1 OIRI (East European) system .25 MHz/4.40 MHz 품 SECAM system ⊽ Gabon (VHF) Czechoslovakia lvory Coast (VHF) Zaire (VHF) Togo (VHF) 15.625 kHz Monogòlia Hungary Poland SECAM-D Romania (Black & white) Congo (Black & white) Bulgaria 50 Hz YHF China (PAL-D) 625 ۵ SECAM-G 품 G Middle and Near East system East Germany Saudi Arabia 5.5 MHz Greece Libya SECAM-B Lebanon ΥH ran rad Φ. į PAL VHD Disc play-er at Play mode 15.734 kHz 15.625 kHz PAL-60 4.43 MHz 4.5, 5.5, 6 MHz VHD system 불 60 Hz VHF & UHF Brazilian system PAL-M Brazii Σ 3.58 MHz 4.5 MHz Argenting Uruguay Paraguay PAL-N Argen-tine system ΛHF PAL system VHF & UHF England (UHF) PAL-I Brittsh system 6 MHz Ireland (VHF) South Hong Kong (UHF) 5.625 kHz 50 Hz 4.43 MHz PAL-G 불 Ø CCIR (West European) system West Germany Switzerland Denmark 5.5 MH₂ Sweden Portugal Sri Lanka.... Holland Norway Finland Austria Spain PAL-B Algeria Kuwait Liberia Pakistan ૠ India Ф Television system Number of scanning lines Popular name (by RF) Geographical name Broadcast channel Field frequencies Colour subcarrier frequencies Line frequencies (Audio)--(Video) Formal name Hem

34

TV/AV SELECTOR CIRCUIT

Selection of the TV and AV modes is controlled according to the voltage from the microprocessor in the transmitter. Figure 49 depicts the block diagram of the TV/AV selector circuit.

)

The flow of the video signal is described first. At pin 📵 of PIF PACK is detected and delivered the signal from the RF-ANT input terminal (composite video signal). This signal is applied to the base of Q440 through the high-frequency and sound carrier filters first and then sent to the video switching IC (IC1402, pin 2) through the emitter-follower. On the other hand, the video signal from the external video input terminal goes through the buffer amplifier Q1403 for level adjustment and enters IC1402 at pin 7. These two video signals that have entered IC1402 are controlled by the voltage at pin 3 and either of them is developed at pin 4. The video signal delivered at pin 4 goes through the buffer amplifier Q1401 and the 4.5 MHz trap filter (CF1401), arriving at pin ⑦ of IC1401. On pin ② of IC1401 is impressed an unfiltered video signal. IC1401 is a 4.5 MHz filter switching IC. Its function is to switch the 4.5 MHz trap

according to the broadcasting system of the selected

broadcasting station when a signal is received through

the RF-ANT input terminal. If the broadcasting system of the selected broadcasting station is SYSTEM-M (sound carrier = 4.5 MHz), this IC allows a received signal to go through the 4.5 MHz filter; and if not, it prevents any received signal from passing through that filter. This switching operation is controlled by the voltage developed at pin ③. The filtered or unfiltered video signal is delivered at pin ④.

The output signal at pin (4) is sent to the video/chroma/ sync circuit as well as the video output amplifier circuit composed of Q1405 and Q1406 for level and frequency correction and then outputted from the external video output terminal.

For the audio signal, the audio signal component of the RF-ANT input signal from pin ® of PIF PACK and the audio signal from the external audio input terminal are applied to pin ② and pin ⑦ of IC1303, respectively, and the output of the audio signal at pin ④ is controlled by the voltage at pin ③. The audio signal developed at pin ④ is sent to the audio attenuator IC (IC1302) as well as the audio output amplifier circuit composed of Q1305 and Q1306 for level adjustment. Then the signal is outputterd from the external audio output terminal.





Figure 49.

SERVICE ADJUSTMENT PIF/AFT/SIF/AGC ADJUSTMENT

Tuner IFT coils:


- * The tuner has been factory preset (no adjustment is needed).
- Set reception channel at E10CH (When such signal is not available, set VT voltage at 5V in VIII band.)
- 2. Connect sweep generator's output of the test point of tuner, by using a 75Ω DC cut probe.



*Note:

The sweep generator's prove should be grounded closely to the tuner test point.


- 3. Output level of sweep generator: 80 dB
- Connect response lead (low impedance probe with detector) to the collector of Q201 (in IF pack).



5. PIF AGC:

Apply DC 3V to pin 4 of IF pack.

- 6. RF AGC:
 - Apply DC 4V to the tuner AGC terminal.
- Adjust the tuner IF coils to obtain the waveform as shown figure below.



P-detector coil: T204

- * This coil (in IF pack) has been factory preset (no adjustment is needed).
- 1. Connect signal generator to pin (9) of IC201 (in IF pack).

Generator output: 90dB Modulation: CW (38.9 MHz)

- 2. Connect digital voltmeter of oscilloscope to TP401.
- 3. AGC:

Apply DC voltage to pin 4 of IF pack. Adjust AGC so that voltage at TP401 becomes about DC 4V.

Note: Voltage applied to AGC should not exceed DC . 7V.


Adjust T204 to obtain minimum DC voltage at TP401.
 Note: At the end of the adjustment, see that there is about DC 4V at TP401. If not, readjust AGC and T204.

AFT coil: T203

- This coil (in IF pack) has been roughly preset in the factory.
- Receive E12CH signal (PAL colour bar signal).
 If E12CH signal is not available, it is enough to receive the signal of more than E5CH or UHF signal).
- Signal strength: Over 55dB, Below 80dB
- 2. Connect oscilloscope to pin 3 of (FT) connector.
- Oscilloscope range: 0.5V/DIV
- Sweep time: 20μsec/DIV
- Synchronization: Horizontal sync
- Connect the output of SSG (Standard Signal Generator) to the tuner IF output terminal or pin ① of (FT) connector across a capacitor of 1PF.
- SSG output: 38.9 MHz ± 5 kHz (non modulated)
- SSG output level: about 50 dB
- * When the preset switch is set to U or V position, and the FINE key is pushed, AFT is turned off.
- * When the preset switch is set at NORMAL postion, AFT is turned on.

With the switch at NORMAL position, however, AFT becomes turned off if FINE button of tuning control is pushed. (Channel character on screen is displayed yellow.)


- Set the preset switch at V position and adjust FINE button (Up or Down) of tuning control so that the output waveform suffers no beating.
- 5. Set the preset switch at NORMAL position.
- Adjust T203 so that no beating is caused at the output waveform.



PIF overall waveform

- Receive E10CH signal.
 If E10CH signal is not available, set VT voltage at 5V in VIII band.
- Connect sweep generator's output to the test point of tuner.
- Probe in use: 75Ω DC cut probe
- Sweep output level: 70 dB
- Connect response lead to TP401.
 The response lead in use should be a direct probe with a resistor of 10 kohms included.
- 4. RF AGC: Apply about 4V DC to the tuner AGC terminal.
- PIF AGC: Apply about 5V DC to pin 4 of IF pack.
- 6. Connect a 120 ohm damping resistor between pins B and T of IC201 (in IF pack).
- 7. Turn off AFT.

 AFT is turned off is pin 12 of IF pack is grounded.
- Adjust IF AGC voltage so that the output waveform is of about 1Vp-p.
- 9. Check that the overall waveform is as shown in Figure below.




NTSC 4.5 MHz trap: T201

- Receive NTSC 3.58 MHz colour bar signal.
 Signal strength: 55-80 dB
- 2. Connect the oscilloscope probe to pin 3 of (FT) connector.


Voltage range: 0.5V/div. Sweep time: 20µsec/div. sync method: Horizontal

Adjust T201 so that the oscilloscope waveform's 920 kHz beat be minimum.



RF AGC cut-in control: R218

- 1. Receive "PAL colour bar" signal.
- 2. Field intensity: 75 dB
- Connect oscilloscope to TP401 (with horizontal sync signal).
- 4. Turn R218 (AGC control) to the position where noise appears on oscilloscope.
- Slowly turn back R218 until noise disappears. AT the time, the output of horizontal sync signal should not be reduced.
- Change the field intensity to 90 dB and see that there is no cross modulation and beating on oscilloscope.
- 7. Change the field intensity to 60 dB and see that there is no noise on oscilloscope.




SIF detector coil (5.5 MHz): T301

- Apply AGC voltage (DC3V) to pin ② of IC201 (in IF pack).
- 2. Make maximum RF-IN Sub-Sound (R301)
- 3. Apply signal generator output to the IC301 pin 4,
 - Frequency: 5.500 MHz
 - Modulation: 400 Hz, AM 30%
 - · Generator output: 74 dB
- 4. connect oscilloscope to TP342.

Range: 50mV/div.

Adjust T301 so that sound signal (AM 400 Hz) on oscilloscope becomes minimum.



RF-IN Sub-Sound: R301

- Connect pattern generator to the receiver, and receive "PAL colour bar" signal (at sound modulation 400 Hz 100%).
- 2. Connect oscilloscope to TP342.
- Adjust R301 so that the output waveform is of 0.75 Vp-p.

Sub-Sound: R1313

- Connect pattern generator to the receiver, and receive "SECAM colour bar" signal (at sound modulation 400 Hz 60%).
- 2. Connect oscilloscope to TP301.
- Adjust the volume control to have the maximum sound output.
- 4. Adjust R1313 to the point where the output waveform just begins to be distorted.

VIDEO/CHROMA ADJUSTMENT

CRT cut-off and Sub-Brightness adjustment

- R853: R-bias control
- R859: G-bias control
- R865: B-bias control
- Screen control
- R857: G-drive control
- R863: B-drive control
- R422: Sub-Brightness control

*Note:

Prior to this adjustment, warm up the unit with the beam current of more than $700\mu A$ for more than 30 minutes.

- 1. Receive monoscope pattern signal.
- 2. Set R857 at CENTER position.


Set R863 at CENTER position.

Set R853 at MIN position.

Set R859 at MIN position.

Set R865 at MIN position.

- Set the screen control at MIN position.
- 4. Set the Brightness control at center click position.
- Connect the oscilloscope probe to TP852 (red cathode).
- 6. Turn on S401 (service switch).
- Adjust Sub-Brightness control (R422) so that the output waveform is 10Vp-p.



- 8. Slowly turn the screen control clockwise until the horizontal raster appears slightly, and stop it.
- 9. Here, one of the three colours (red, green, blue) appears first as the screen control is turned. So, touching off the bias control belonging to the first colour, use and move the other two controls so that the horizontal raster becomes white.
- Turn the screen control counterclockwise until the horizontal raster disappears, and stop it.

White balance and back ground

- R857: G-drive control
- R863: B-drive control
- R407: Sub-contrast control
- *Note:

Prior to this adjustment, warm up the unit with beam current of more than $700\mu A$, for more than 30 minutes.

- 1. Receive monoscope pattern signal.
- Set the contrast control and brightness control at MAX postion.
- Connect beam ammeter to TP601 and TP602. (Full scale: 3mA)
- Adjust R407 so that the beam current becomes 0.8mA (rough adjustment).
- Set the contrast control at the MAX position with the use of R/C transmitter.
- Adjust R857 and R863 so that the colour temperature is at 11500°K. (High beam: 0.8mA)

7. Adjust the contrast control and brightness control so that the beam current is about $200\mu\text{A}$, and check that the colour temperature is at 11500°K . If the temperature is not at 11500°K , go back to "CRT cut-off adjustment" and repeat the adjustment.

Sub-contrast control: R407

*Note:

Prior to this adjustment, warm up the unit with beam current of more than $700\mu A$, for more than 30 minutes.


- 1. Receive monoscope pattern signal.
- Set the contrast control and brightness control at MAX position.
- 3. Connect beam ammeter to TP601 and TP602. (Full scale: 3mA)
- 4. Set the contrast control at the MAX position with the use of R/C transmitter.
- 5. Adjust R407 so that the beam current becomes 0.8mA.

PAL chroma adjustment

R823: 1H-delay amp control T802: 1H-delay phase control

T803: CW phase control

- 1. Receive PAL colour bar signal.
- * Before this adjustment, the PIF/AFT/AGC adjustment must have been completed.
- Connect the following resistance matrix to TP851 and TP853, to which an oscilloscope is connected.



- Set the contrast control and brightness control at MAX position.
- 4. Adjust the colour control so that the output waveform of colour difference signal becomes 1.5Vp-p.
- 5. Adjust R823, T802 and T803 so that the output waveform shown in Fig. a is corrected to that shown in Fig. b.
- Set the contrast control and colour control at the NEUTRAL position with the use of R/C transmitter.




Figure a. Waveform before the adjustment




Figure b. Waveform after the adjustment

SECAM ADJUSTMENT


Bell filter adjustment: T931

- 1. Receive "SECAM colour bar" signal.
- 2. Connect oscilloscope to TP931.

Range: 0.05V/cm AC Scan time: 20µsec/cm

Probe: 1/10 (30 pF/10 M Ω or more)

3. Adjust T931 so that the read output and blue output will have the same amplitude.





Killer adjustment: T934

- 1. Receive "SECAM colour bar" signal.
- 2. Connect oscilloscope TP932.

Range: 1 V/cm DC

(Adjust V-position.)

Scan time: 20µsec/cm


3. Adjust T934 to obtain maximum DC voltage (about 9.5V).


R-Y (T933), B-Y (T932) discriminator

- 1. Receive "SECAM colour bar" signal.
- 2. Connect oscilloscope to TP851 (R-Y) and the TP853 (B-Y).

Range: 2 V/cm DC Scan time: 10µsec/cm

- Set contrast control and brightness control at MAX position.
- * Connect capacitor $(0.001\mu\text{F})$ to TP851 and TP853, thus to prevent noise interference.
- 4. Adjust T933 (R-Y) and T932 (B-Y) so that DC output level with colour control set at MIN will be the same as that with colour control set at as that with colour control set at 100% of saturation.






NTSC HUE: T801


- Receive pattern generator signal of NTSC 4.43 MHz.
- 2. Connect oscilloscope to TP853 (B-Y),
- 3. Set contrast control at NORMAL position.
- 4. Set brightness control at CENTER position.

- 5. Turn colour control to obtain the output of about 3Vp-p.
- 6. Adjust R837 (hue control) so that the output waveform is as shown in figure below.
- 7. After adjusting R837 (hue control), receive pattern generator signal of NTSC 3.58 MHz.
- 8. Adjust T801 so that the output waveform is as shown in figure below.




Sub-colour adjustment: R814

- 1. Receive "SECAM colour bar" signal.
- 2. Set contrast control at the MAX position.
- 3. Set brightness control at the MAX position.
- 4. Connect oscilloscope to the TP852 (Red output).
- 5. Adjust the colour control so that saturation of 100% is obtained.
- For SECAM colour bar signal reception, adjust Colour control so that the white output (75%) and red output will have the same level.



Same level for the white and red outputs.

- 7. Receive "PAL colour bar" signal.
- 8. For PAL colour bar signal reception, adjust R814 so that the white output (75%) and red output will have the same level.



ADJUSTMENTS OF SYNC AND DEFLECTION CIRCUITS

H-frequency adjustment: R606

- Connect pattern generator to the receiver, and receive "standard PAL or SECAM colour bar" signal.
- 2. Short pin ® of IC801 and 12V line.
- 3. Adjust R606 for good horizontal sync.

V-Hold adjustment: R511

- Connect pattern generator to the receiver, and receive "standard PAL or SECAM colour bar" signal.
- Turn R511 (V-hold control) until vertical sync will be proper.

H-size tip

- Connect pattern generator to the receiver, and receive "standard crosshatch colour bar" signal.
- 2. Insert H-size tip to the position where H-size will be best.

H-size: 8% (10% max.)

V-size and V-line adjustment

R506: V-size
 R518: V-line

1. Receive PAL crosshatch pattern signal.

2. Adjust R506 and R518 so that the output pattern will be best.

V-size: 8% (10% max.)

V-line: $0 \pm 5\%$


Sub-V-size: R516

 Receive NTSC crosshatch pattern signal. V-frequency: 60Hz

2. Adjust R516 to have V-size be at 8% of overscanning.


H-cent: R611

- 1. Receive PAL or SECAM crosshatch pattern signal.
- Adjust R611 so that the picture's horizontal center is
 A = B.



50 Hz Pulse width adjustment: R1807

- 1. Receive standard PAL crosshatch pattern signal.
- 2. Connect oscilloscope to TP1802.
- 3. Adjust R1807 to obtain the pulse width of 1.6 msec.



PURITY ADJUSTMENT

Purity adjustment

- 1. Prior to the purity adjustment, warm up the unit with beam current of more than 700µA, for more than 30 minutes.
- 2. Receive the green signal alone and adjust the beam current to about 700µA.
- 3. Fully degauss the CRT with the degaussing coil.
- Before the purity adjustment, it is needed to roughly adjust the static convergence.
- Set the purity magnet at the position which gives zero (0) magnetic field.

Adjustment:

- During the adjustment, keep the unit facing the east.
- Observe the green spots ("a" and "b") with a microscope as shown in Fig. A, and adjust the purity magnet so that they are at the specified landing position.




Figure A

If the right and left green spots are both deviated outwards from their landing positions as shown in Fig. B push the deflection yoke forwards until their positions are corrected.






Figure B

 If the beam landing is shifted to right or to left as shown in Figs. C and D, adjust the opening degree of the purity magnet so that the beam landing is correctly positioned.






- 9. Adjust the purity magnet so that the beam landing is correct at either of the centeral part, right and left parts of screen, then check that the green beams at four corners of screen are all correctly positioned. Finally, check that the beam landing at any pat of screen is satisfactory with the Rank "B" specifications.
- If the green beam is positioned to mix with the other colour, pull the deflection yoke backward.
- Outside of the specified landing: To front of the deflection yoke
- Inside of the specified landing: To back of the deflection yoke
- 11.Set the raster rotation at "0" position (with the unit fasing the east.)
- 12.Tighten the screws of the deflection coil.
 Tightening torque: 11kg±2kg


CONVERGENCE ADJUSTMENT

Convergence adjustment

This adjustment should be performed after the purity magnet adjustment.

- 1. Receive crosshatch pattern signal.
- 2. Set the brightness control and contrast control at MAX position.





- Static Convergence
- 3. Adjust the opening degree of the 4-pole magnet and rotate the magnet to converge red and blue lines.
- Adjust the opening degree of the 6-pole magnet and rotate the magnet to converge red, blue and green lines.
- Dynamic convergence
- Dynamic convergence (convergence of the three colour fields) at the edges of CRT screen is accomplished in the following manner.
- Convergence in Fig. a: Insert wedge (a) between the deflection yoke and CRT, and tilt the deflection yoke upward until the mis-convergence shown in Fig. a is corrected.






Figure a


 Convergence in Fig. b: Insert wedges (b) and (c) between the deflection yoke and CRT, and tilt the deflection yoke until the misconvergence shown in Fig. b in corrected.



 Convergence in Fig. c: Insert wedge (c) deeply between the deflection yoke and CRT, and tilt the deflection yoke to right until the mis-convergence shown in Fig. c is corrected.



Convergence in Fig. d:
 Insert wedge (b) deeply between the deflection yoke and CRT, and tilt the deflection yoke to left until the mis-convergence shown in Fig. d is corrected.




- Stick the three wedges onto the CRT, and apply glass tapes thereon.
- Apply lacquer to the deflection yoke screw, magnet unit (made of purity, 4-pole and 6-pole magnets) and magnet unit screw.


After the adjustment, receive either the Red or the Blue signal and check that there is no mixture with the other colour signal.

CAUTIONS ON LANDING ADJUSTMENT


CRT landing

Fig. E shows the good landing of, beams on CRT, in which a=b and a'=b' are established. In this condition, the lighting beam has a trapezoidal form.





- When the good landing is obtained as shown in Fig. E, the lighting beam is hard to be mixed with the other beam even with positional change of the purity magnet.
 - However, if the landing is not good as shown in Fig. F and G, the mixture of two beams is likely to occur with positional change of the purity magnet.
- 2. If the landing is poorly adjusted as shown in Figs. F and G, there will be a problem of doming of beams.



Not Good Landing Rank B Figure F





Figure G


CRT DISPLAY ADJUSTMENT

Sign position control: R1022


- 1. Set the channel at 2 ch.
- Display the channel sign by means of the channel call of remote control on the screen. (Large Size)
- 3. Adjust the sign position by R1022 so that it is set 30 mm away from the CRT edge.





TROUBLE SHOOTING TABLE





DV-1410SPN




























PWB-D







SCHEMATIC DIAGRAMS AND WAVEFORMS

SERVICE PRECAUTION:

The area enclosed by this line (———) is directly connected with AC Mains Voltage.

When servicing the area, connect an isolating transformer between TV receiver and AC line to eliminate hazard of electric shock.

Always turn the main power switch off or unplug the AC cord when replacing parts. Even with the POWER OFF this television unit will be in stand-by, that is, some of the electrical circuits will still be functioning with +B voltage (approximately 120 volts).

PARTS MARKED WITH "A" () ARE IMPORTANT FOR MAINTAINING THE SAFETY OF THE SET. BE SURE TO REPLACE THESE PARTS WITH SPECIFIED ONES FOR MAINTANINING THE SAFETY AND PERFORMANCE OF THE SET.

CAUTION:

This circuit diagram is original one, therefore there may be a slight difference from yours.


NOTES:

Voltage Measurement Conditions

- The völtäge without parenthesis represents the value measured with PAL colour signal.
- The voltage in parenthesis represents the value measured with SECAM colour signal.
- 3. All the voltages were measured by using a high impedance voltmeter.


Waveform Measurement Conditions


- 1. The colour bar signal applied to the base of Q202 is 2 V peak-to-peak.
- 2. The tuner AGC voltage is approximately 4 V.
- The diodes, whose parts code is not described, are the DX0179CE.




WAVE FORMS

Г"	T	······································	·
N. Carrier			MM
① 2.4 Vp-p (H)	② 8.2 Vp-p (H)	③ 3.1 Vp-p (V)	4 1.4 Vp-p (V)
			M_M
⑤ 2.5 Vp-р (V)	⑥ 48 Vp-p (V)	⑦ 2.0 Vp-p (H)	(8) 120 Vp-p (H)
			\ <u>\</u>
9 950 Vp-р (H)	(ii) 13.5 Vp-p (H)	① 7.2 Vp-p (H)	① 0.6 Vp-p (H)
	- 4		
(13) 0.13 Vp-p (H)	(4) 2.2 Vp-p (H)	(§) 0.4 Vp-p (H)	(H) 0.3 Vp-p (H)
① 4.2 Vp-p (H)	18 4.5 Vp-p (H)	(B) 3.5 Vp-p (H)	20 1.4 Vp-p (H)
- 	-14t_1	7777	
② 0.8 ∨p-p (H)	② 1.0 Vp-p (H)	② 74 Vp-p (H)	② 78 Vp-p (H)
r Trong Ti		++++	1
②5 74 Vp-p (H)	26 670 ∨p-p	② 11.2 Vp-p	28 5.2 Vp-p
			







	PART	S LIST		Ref. No.	Part No.	Description	Cod
İ				IC 1004	RH- X0738CEZ	2	AU
Ī	PARTS RE	PLACEMENT		IC1005	VHi TC4066BP-	1	AL
				IC1006	VHI PST520C2-	1	AT
Replac	omont seeds which have			1007			
identif	ied in this manual: alost-	these special safety charact ical components having su	eristics	IC1008	RH- I X0249CEZZ		AE
tures	are identified by A in the	Replacement Parts Lists.	ch fea-	IC1801	RH- i X0354CEZZ		AR
The us	e of a substitute replacen	nent part which does not hi	ave the	Ĺ			
same s	afety characteristics as t	he factory recommended re	anlace.		TRANS	SISTORS	
ment p	arts shown in this service	manual may create shock	fire or		THE STATE OF THE S		
other h	nazards.			Q203	VS2SC1906//1E	2SC1906	AC
	HOW TO ORDER DE	PLACEMENT PARTS	.,	Q401,	VS2SA1015Y/1E	2SC1015(Y)	AC
]	NOTE TO ORDER ME	-LEWCEINIEINI- LAWI 2		402,		·	
To have	e your order filled prompti	y and correctly, please furn	ich tha	804 1012,			-
followin	ng informations.	, me demonstration	517 (75	1012,			
1	1. MODEL NUMBER	2. REF. NO.		1018,			
ŀ	3. PART NO.	4. DESCRIPTION		1023			
				Q501,	VS2SC3399//-1	2SC3399	l _{AB}
			т-	- 502,			
Ref. No.	Part No.	Description	Code				
				803, 805,		,	
	PICTUR	E TUBE		1014,			
Δ	VB34JFQ40X/ *S	007.4	1	1019,			1
Δ.	or	CRT Ass'y	CF	1801,			
Δ	V834JLL40X/*J		CF	1803			
ΔL707	RCi LG0261CEZZ	Degaussing Coil	AL				
Δ	RCi LH1537CEN5	Deflection Yoke	BA	1806			
	or			Q503,	VS2SC3402//-1	2SC3402	AB
Δ	RCi LH1537CEZZ		BA	801, 1005,			1
				1003,			
				∆0601	VS2SD1554//1E	2SD1554	
	DINEED WIDING D			0602	VS2SC2456//1E	2SC2456	AL
,	RINTED WIRING BO	JAKU ASSEMBLIES		∆0603,	V\$2\$C1815GW-1	2SC1815(GW)	AB
	INC! INCPLACE	CINICIAL (I EINI)	23	607,			
PWB-A	DUNTK4714DE01	Mother Unit	_	608,			
PWB-B	DUNTK2421DE24	CRT Socket Unit	1 _	806, 1004,			
PWB-C	DUNTK4716DE01	AV/PIF Unit	_	1006.			i i
PWB-D	DUNTK4715DE01	Power Unit	-	1009,			
PWB-E PWM-A	DUNTK4717DE01	System/Mode Switch	l	1010,			
F VV IVI-A	DUNTK4395DE05	SECAM Unit	-	1013,			
	}		i	1015,			
				1017,			
7 · · · · · · · · · · · · · · · · · · ·	PWB-A DUNT	KA714DE01		1021, 1024,			
2.0	. WEA BOIL	K47 14DEU 1		1025			
	TUNER AND ASS	EMBLY UNITS			VS2SA1015GW-1	2SA1015(GW)	AC
				1802			
NOT	TE: THE PARTS HERE SHO	OWN ARE SUPPLIED AS			VS2SD880GLB-1	2SD880	AF
	AN ASSEMBLY BUT N	IOT DEPENDENTLY	Ì	Q1002	VS2SC383-WT-1	2SC383	AE
,	VTUVTS- 1S1H//	VHF/UHF Tuner	вн		DIOD:		
		 .			DIOD	<u> </u>	
	INTEGRATED	CIRCUITS		D201,	RH- DX0179CEZZ	1\$\$177	AA
IC 202	BH : V0350555			402,		`	
IC 202	RH- i X0260CEZZ RH- i X0355CEZZ		AF	403,			
C801	RH- I X0393CEN1		AS	404,			
C802	RH- i Z0002CE01		AW	502			
C1001	RH- i X0614CEZZ		AK AH	505,			
IC 1002	RH-iX0761CEZZ		AZ	509,			
				1			1 1
IC 1003	RH- i X0762CEZZ	l	AN	510,	1		1

Ref. No.	Part No.	Description	Code	Ref. No.	Part No.	Description	Code
			 	L605	VP- DF 100K0000	10μΗ	АВ
602,				L606	VP-DF3R3K0000	3.3μН	AB
<u>1</u> 609,				L609	VP-CF3R3K0000	3.3µH	AB
<u>610,</u>				L801	VP-DF8R2K0000	8.2μH	AB
613,			1 :	L1001	VP-DF101K0000	100μH	AB
<u> 615.</u>			,	L1002	VP-DF120K0000	12µH	AB
5 620,				21002	.,	,	
<u>621,</u>							<u> </u>
623,					CERAMIC	FII TERS	
801,					02.1		Г
802,				CF1001	RFI LAOOO8CEZZ		ΑE
803,				CF1001	I TEAGGGGGGGG		
1002							L
1006, 1008					DELAY	LINES	<u> </u>
1				DL401	RCi LZ0556CEZZ		AG
1013,				DL801	RCI LZ0333CEZZ		AR
1015, 1019							
 1023,				<u> </u>	TRANSFO	RMERS	T
1026,			1	T601	RTRNZ0179CEZZ		AE
1030			ļ	∆ T602	RTRNF1646CEZZ		BG
				T801	RCI L VO 130CEZZ		AD
1033,			ľ	T802	RCI L Z 0 3 4 5 C E Z Z		AD
1040,				T803	RCi L VO127CEZZ		AD
1041,			!				
1804,						<u> </u>	<u> </u>
1805, 1810					CONTR	ROLS	
				R407	RVR-B4543CEZZ	100k(B) Sub-Contrast	AB
1820				R422	RVR-B4464CEZZ	50k(B) Sub-Brightness	AC
D501	RH-DX0055TAZZ	151888	AD	∆R432	RVR-Z4064CEZZ	Pre-Set/User	AH
D603	RH-DX0126CEZZ		AC	M11432		Controls	
D604	RH-DX0073CEZZ	ERB 24-02B	AD	R506	RVR-B4532CEZZ	200(B) Vertical Size	AB
D605,	RH- DX0110CEZZ	S5277G	AB	AR511	RVR-B5349CEZZ	100k(B) Vertical Hold	AC
614				R516	RVR-B4544CEZZ	200k(B) Sub-Vertical	AB
D606,	RH-DX0127CEZZ	1S5295G	AC	113.3		Size	
608			1.5	R518	RVR-B4542CEZZ	50k(B) Vertical Line	AB
D607,	RH- EXOOS1CEZZ	RD22E Zener Diode	AB	R606	RVR-B4460CEZZ	5k(B) Horizontal Hold	AC
611			١.,	R611	RVR-84455CEZZ	300(B) Horizontal Cent	AC
D612	RH- DX0046CEZZ	1\$2471	AC	R814	RVR-B4462CEZZ	20k(B) PAL-Sub-Colour	AC.
D616	RH- EXO152CEZZ	Zener Diode	AE	R823	RVR-B4457CEZZ	1k(B) DL Amp.	AC
D619,	RH- EXO020GEZZ	RD5.1EB3 Zener Diode	AE	R1022	RVR-M7135TAZZ	10k(B) Horizontal	AC
622,		į		111022		Position	
1007	l '			R1807	RVR-B4461CEZZ	10k(B) Puise-Wide	AC
D1001	RH-PX0004AEZZ	Photo Diode	AK	11,00,	(
D1027	RH-PX0141CEZZ	LED	AE				
D1821	RH-EXO232CEZZ	Zener Diode	AB		CAPAC	ITORS	
TH1001	RH- HZ0006CEZZ	Thermistor	AB		<u> </u>		1.0
				C408,	VCEAAA1CW107M	100 16V Electrolytic	AB
	PACKAGED	CIRCUITS		613,			
	Т-	1	т –	641,			1
X801	RCRSB0005CEZZ	Crystal	AN	820,			
X802	RCRSB0002CEZZ	Crystal	AM	822,		1	
	1			1814	VOEAAAO INDOTI	220 6.3V Electrolytic	AB
	<u> </u>			C409 C507	VCEAAAOJW227M VCSATA1VE334K	0.33 35V Tantalum	AC
	COI	LS			TOOMINITED THE	(N.P.)	
1.004	VP- DF 680K0000	68µH	АВ	C511,	RC-EZOO88CEZZ	1000 25V Electrolytic	AE
L201,	4E- PERROYOUG	1 304	''-	630		100 251/ El-atrolista	AC
802	VP DESPRESSION	2.2µH	AB	C516	VCEAAA1VW107M	100 35V Electrolytic	AC
L402	VP-DF2R2K0000	ε. ε. μι ι	AF	C605	VCQPSA2AA332J	3300p 100V	- 1
L601	RCILZO545CEZZ		AD	_∆C614_	VCEAGAOJW337M	330 6.3V Electrolytic	AB
L602	RCILPOOTSGEZZ		AD	∆C615	VCEAAA1CW106M	10 16V Electrolytic	- 1
L603	RCILPOO7OCEZZ	1	1 75	C616	VCKYPA2HB681K	680p 500V Ceramic	AA


621, 624, 625, 631, 632 C618 VCEA C619 VCFA C622 VCEA C626 VCFA C627 VCFP C628 VCKY C629 VCFA C633 VCQY C636 VCFY C1004, 1009, 1029 C1008 VCEA AR203, A 525, A 641 AR213 RR-XX AR615, VRD-F AR614 VRS-V AR615, VRD-F AR621, VRD-F AR621, VRD-F AR621, VRD-F AR621, VRD-F AR621, VRD-F AR623 RR-XZ AR635 VRS-P AR632 RR-XZ AR635 VRS-P AR648 RR-XZ AR650 RR-XZ	AAA2CW105MPD3CA472JAAA1VW107MAA2CW106MPD2DB334JPD2DB224JSH2DM104KSB2EB104KSB2EB104KSB2EB104KSB2GB563KAA1AW107MGA1AW227MRESIS	M 1 1 1 4700p 1	Polypro Fil 5V Electrolytic 60V Electrolytic 00V Metalized Polypro Fil 00V Ceramic 00V Metalized Polypro Fill 00V Mylar	AD AC AF AC AC AD	ΔF701 Δ Δ FB601, 602, 1002	QSW-SO048TAZZ QSW-P0378CEZZ MISCELL QFS-C3222CEZZ QFSHD1002CEZZ QJAKE0016GEZZ QJAKE0017GEZZ RBLN-0037CEZZ	ANEOUS Fuse-T3.15A Fuse Holder Jack, Audio In/Out Jack, Video In/Out Ferrite Bead	AE AA AC AC AB
631, 632 C618 VCEA C619 VCFA C619 VCFA C622 VCEA C627 VCFP C628 VCKY C629 VCFY C633 VCQY C637 VCFY C1004, 1009, 1029 C1008 VCEA AR203, A 525, A 641 AR213 RF-XX R514 VRS-V VRD-F AR615, VRD-F AR615, VRD-F AR620 VRD-F AR621, VRD-F AR621, VRD-F AR621, VRD-F AR621, VRD-F AR622 VRD-F AR623 VRD-F AR623 RR-XZ R629 VRN-R R629 VRN-R AR632 RR-XZ R633 RR-XZ R633 RR-XZ R635 VRS-P AR648 RR-XZ R650 RR-XZ R651 VRS-V R658 RR-XZ R658 VRS-V R658 VRS-V R658 VRS-V	PPD3CA472J AAA1VW107N AA2CW106N PD2DB334J PA2HB221K PD2DB224J SH2DM104K SB2EB104K SB2EB104K SB2GB563K AA1AW107M GA1AW227M	4700p 1 470 3 10 10 0.33 20 220p 50 0.22 20 0.1 20 0.1 20 0.056 40 100 10	.6kV Metalized Polypro Fil 5V Electrolytic 60V Electrolytic 00V Metalized Polypro Fil 00V Ceramic 00V Metalized Polypro Fil 00V Mylar 50V	AD AC AF AC AC AD	Δ Δ FB601, 602,	QFS-C3222CEZZ QFSHD1002CEZZ QJAKE0016GEZZ QJAKE0017GEZZ RBLN-0037CEZZ	Fuse-T3.15A Fuse Holder Jack, Audio In/Out Jack, Video In/Out Ferrite Bead	AA AC AC
C618	PPD3CA472J AAA1VW107N AA2CW106N PD2DB334J PA2HB221K PD2DB224J SH2DM104K SB2EB104K SB2EB104K SB2GB563K AA1AW107M GA1AW227M	4700p 1 470 3 10 10 0.33 20 220p 50 0.22 20 0.1 20 0.1 20 0.056 40 100 10	.6kV Metalized Polypro Fil 5V Electrolytic 60V Electrolytic 00V Metalized Polypro Fil 00V Ceramic 00V Metalized Polypro Fil 00V Mylar 50V	AD AC AF AC AC AD	Δ Δ FB601, 602,	QFSHD1002CEZZ QJAKE0016GEZZ QJAKE0017GEZZ RBLN-0037CEZZ	Fuse Holder Jack, Audio In/Out Jack, Video In/Out Ferrite Bead	AA AC AC
C626 C627 C628 C629 C629 C629 C633 C636 C637 C636 C637 C1004, 1009, 1029 C1008 C1008 CEA AR203, A 525, A 641 AR213 RF- X3 R514 R614 VRS- VRD- F AR615, A 642 AR619 AR621, AR620 AR621 AR621 AR621 AR621 AR621 AR621 AR632 RF- XZ AR633 AR622 RF- XZ AR633 AR622 RF- XZ AR633 AR624 AR632 RF- XZ AR635 AR625 RF- XZ AR6360 RF- XZ AR648 AR650 RF- XZ AR	AA2CW106M PD2DB334J PA2HB221K PD2DB224J SH2DM104K SB2EB104K SB2GB563K AA1AW107M GA1AW227M	7 10 14 0.33 20 0.22 20 0.1 20 0.1 25 0.056 40 100 10	5V Electrolytic 60V Electrolytic 00V Metalized Polypro Fil 00V Ceramic 00V Metalized Polypro Fili 00V Mylar 50V	AD AC AD AC AD	Б ББ601, 602,	QJAKE0017GEZZ RBLN-0037CEZZ	Jack, Video In/Out Ferrite Bead	AC
C626 C627 C628 C629 C629 C633 C636 C637 C636 C637 C1004, 1009, 1029 C1008 C100	AA2CW106M PD2DB334J PA2HB221K PD2DB224J SH2DM104K SB2EB104K SB2GB563K AA1AW107M GA1AW227M	7 10 14 0.33 20 0.22 20 0.1 20 0.1 25 0.056 40 100 10	60V Electrolytic 00V Metalized Polypro Fil 00V Ceramic 00V Metalized Polypro Fili 00V Mylar 50V	AC AF AA AE AD AC AD	FB601, 602,	RBLN- 0037CEZZ	Ferrite Bead	1
C628 VCKY VCFP C633 VCQY VCFP C636 VCFY VCFY VCEA 1009, 1029 C1008 VCEA AR203, A 525, A 641 AR213 RF- X3 R514 VRS- VRD- F AR614 VRS- VRD- F AR614 VRD- F AR619 VRD- F AR620 VRD- F AR621, VRD- F AR622 VRD- F AR623 VRD- F AR624 VRD- F AR625 VRS- VRD- F AR626 VRS- VRD- F AR627 RR- XZ AR629 VRN- R AR629	PA2HB221K PD2DB224J SH2DM104K SB2EB104K SB2GB563K AA1AW107M GA1AW227M	220p 50 0.22 20 0.1 20 0.1 25 0.056 40 100 10	Polypro Fil OOV Ceramic OOV Metalized Polypro Fil OOV Mylar 50V	AF AA AE AD AC AD		PWB=B :DUN1		
C629 VCFP C633 VCQY C636 VCFY VCFY VCEA 1009, 1029 C1008 VCEA AR203, A 525, A 641 AR213 RF- X3 R514 VRS- VRD- F AR614 VRS- VRD- F AR620 VRD- F AR621, VRD- F AR621, VRD- F AR621, VRD- F AR622 VRD- F AR629 VRN- R AR629 VRN- R AR632 RR- XZ AR632 RR- XZ AR633 RR- WZ AR634 RR- XZ AR650 RR- XZ AR650 RR- XZ AR650 RR- XZ AR651 VRS- V AR5- V AR5- VRS- V AR5- V AR5- VRS- V AR5- V	PD2DB224J SH2DM104K SB2EB104K SB2GB563K AA1AW107M GA1AW227M	0.22 20 0.1 20 0.1 25 0.056 40 100 10	00V Ceramic 00V Metalized Polypro Fili 00V Mylar 50V	AA AE AD AC AD		PWB-B :DUNT		
C633 VCQY VCFY VCFA VCFY VCFA VCFY VCFA VCFA VCFA VCFA VCFA VCFA VCFA VCFA	SH2DM104K SB2EB104K SB2GB563K AA1AW107M GA1AW227M	0.1 20 0.1 25 0.056 40 100 10	Polypro Fili DOV Mylar 50V	AD AC AD		PWB-B DUNT	V0.04.D=0	
C636 VCFY VCEA VCFY VCEA 1009, 1029 C1008 VCEA C1008 VC	SB 2EB 104K SB 2GB 563K AA1AW 107M GA1AW 227M	0.1 25 0.056 40 100 10	00V Mylar 50V 00V	AD AC AD		PWB-B DUNT	CV 0.4.0.4.D.E.O.4	
C637 C1004, 1009, 1029 C1008 VCEA AR203, A 525, A 641 AR513 RR-XX R514 VRS-V VRD-F VRD-F VRD-F VRD-F VRD-F VRD-F VRD-F VRD-F VRD-F VRD-F VRD-F VRD-F VRD-F VRD-F VRS-P R622 VRD-F R623 VRD-F R629 VRN-R R629 VRN-R R635 RR-XZ R635 RR-XZ R635 VRS-V VRS-V VRS-V VRS-V VRS-V VRS-V VRS-V VRS-V VRS-V	SB2GB563K AA1AW107M GA1AW227M	0.056 40 100 10	oov	AD		LAAR=R *DOM		
C1004, 1009, 1029	AA1AW107M GA1AW227M	100 10		1			KZ4ZTDEZ4	
1029 C1008 VCEA AR203, RR-XX A 525, A 641 AR213 RR-XX R514 VRS-X AR615, VRD-F AR615, VRD-F AR621, VRD-F AR621, VRD-F AR622 VRD-F AR622 VRD-F R628 VRS-P AR633 RR-XZ AR630 RR-XZ AR630 RR-XZ AR631 RR-XZ AR631 RR-XZ AR631 VRS-P AR648 RR-XZ AR650 RR-XZ	<u> </u>	220 10		~5		TRANSI	STORS	
AR203, RR-X3 A 525, A 641 AR213 RR-X3 R514 VRS-V AR615, VRD-F AR615, VRD-F AR621, VRD-F AR621, VRD-F AR622 VRD-F R628 VRS-P AR633 RR-XZ AR635 VRS-P AR648 RR-XZ AR650 RR-XZ	<u> </u>	220 10		1	Q851	VS2SC22290/1E	2SC2229(ō)	AD
\$\textit{\tert{\textit{\tert{\textit{\textit{\textit{\textit{\textit{\textit{\textit{\	RESIS	1	V Electrolytic	АВ	853			
△ 525, △ 641 △ 641 △ 7213 □ RF - X2 □ R514 ○ R614 ○ R615, △ 642 ○ AR619 ○ AR621, △ AR621, △ AR622 ○ AR622 ○ AR622 ○ AR622 ○ AR623 ○ AR624 ○ AR629 ○ AR629 ○ AR629 ○ AR629 ○ AR629 ○ AR629 ○ AR630 ○ R629 ○ AR631 ○ R633 ○ R7 - X2 ○ AR632 ○ R7 - X2 ○ AR633 ○ R8 - X2 ○ AR635 ○ AR635 ○ AR648 ○ AR650 ○ R651 ○ AR650 ○ R658 ○ AR650 ○ R7 - X2 ○ AR650 ○ AR		TORS		<u> </u>	<u> </u>	CO	 	1
△ 525, △ 641 △ 641 △ 7213 □ RF - X2 □ R514 ○ R614 ○ R615, △ 642 ○ AR619 ○ AR621, △ AR621, △ AR622 ○ AR622 ○ AR622 ○ AR622 ○ AR623 ○ AR624 ○ AR629 ○ AR629 ○ AR629 ○ AR629 ○ AR629 ○ AR629 ○ AR630 ○ R629 ○ AR631 ○ R633 ○ R7 - X2 ○ AR632 ○ R7 - X2 ○ AR633 ○ R8 - X2 ○ AR635 ○ AR635 ○ AR648 ○ AR650 ○ R651 ○ AR650 ○ R658 ○ AR650 ○ R7 - X2 ○ AR650 ○ AR	Z0035TAZZ	22 1/4V	V Fuse Resistor					 -
R514 VRS-N VRS-N VRS-N VRS-N VRD-F VRD-F VRD-F VRD-F VRD-F VRD-F VRD-F VRD-F VRS-P VRS-P VRS-P VRS-P VRS-V V	100331AZZ	22 1/44	V Puse Resistor	AB	L851	VP- CF681K0000	680µH	A8
R614 VRS- VRD- F AR615, VRD- F A 642 AR619 VRD- F AR621, VRD- F A 623 AR622 VRD- F AR626 VRS- P AR627 RR- XZ A 649 R629 VRN- R AR632 RR- XZ R633 RR- WZ R635 VRS- P AR648 RR- XZ AR650 RR- XZ AR650 RR- XZ AR651 VRS- V AR658 VRS- V AR1014 VRS- V	Z0022CEZZ VV3AB332J		V Fuse Resistor	ÃВ		CONTR	IOLS	
A 642 AR619	/V3LB682J	3,3k 1W 6.8k 3W	Metal Oxide Metal Oxide	AA AB	R853,	RVR-B4567CEZZ	FL/D) DI C'.	
AR619 VRD-F AR621, VRD-F AR622 VRD-F R626 VRS-P AR627 RR-XZ A 649 R629 VRN-R AR632 RR-XZ R633 RR-WZ R635 VRS-P AR648 RR-XZ R650 RR-XZ R651 VRS-V R1014 VRS-V	RA2BE473J	47k 1/8W		AA	859,	RVN-8456/CEZZ	5k(B) Red Bias Green Bias	AC
AR621, VRD-F A 623 AR622 VRD-F R626 VRS-P R627 RR-XZ A 649 R629 VRN-R AR632 RR-XZ R633 RR-WZ R635 VRS-P AR648 RR-XZ R650 RR-XZ R651 VRS-V R1014 VRS-V	RA2BE102J	11. 1.00			865		Blue Blas	
R626 VRS-P AR627 RR-XZ A 649 R629 VRN-R AR632 RR-XZ R633 RR-WZ R635 VRS-P AR648 RR-XZ AR650 RR-XZ R651 VRS-V R1014 VRS-V R1018 VRS-V	RA2BE103J		V Carbon V Carbon	AA AA	R857, 863	RVR-B4562CEZZ	300(B) Green Drive Blue Drive	AC
AR627 RR - XZ A 649 R629 VRN - R AR632 RR - XZ R633 RR - WZ R635 VRS - P AR648 RR - XZ AR650 RR - XZ R651 VRS - V R658 VRS - V R1014 VRS - V	RU2EE101J V3LB392J	100 1/4W 3.9k 3W	V Carbon Metal Oxide	AA AB		CAPACI	TORS	Щ
R629 VRN-R AR632 RR-XZ R633 RR-WZ R635 VRS-P AR648 RR-XZ AR650 RR-XZ R651 VRS-V R658 VRS-V R1014 VRS-V	0029CEZZ		/ Fuse Resistor	AB			. 0110	
AR632 RR- XZ R633 RR- WZ R635 VRS- P AR648 RR- XZ R650 RR- XZ R651 VRS- V R1014 VRS- V R1018 VRS- V	V3AB1R5J.	1.5 1W	Motol Eiler		C854 C855	RC-KZOO23CEZZ VCEAAA2DW106M	4700p 2kV Ceramic	AD
R635 VRS-P R648 RR-XZ R650 RR-XZ R651 VRS-V R658 VRS-V R1014 VRS-V VRS-V	0073CEZZ		Metal Film / Fuse Resistor	AA AB	0000	VCEAAAZDWIOOM	10 200V Electrolytic	AC
AR648 RR - XZ AR650 RR - XZ R651 VRS - V R658 VRS - V R1014 VRS - V	0031TAZZ		Cement	AE		RESIST	nee	4
R651 VRS- V R658 VRS- V R1014 VRS- V VRS- V	0016CEZZ		/ Metal Oxide / Fuse Resistor	AA AB		TLOID I	UN3	
R658 VRS- V R1014 VRS- V R1018 VRS- V	0027CEZZ	2.2 1/2W	Fuse Resistor	AB	R855, 861,	VRC-MA2HG272K	2.7k 1/2W Solid	AA
R1014 VRS- V R1018 VRS- V	V3DB100J V3LB103J	10 2W	Metal Oxide Metal Oxide	AA	867			
	V3AB391J	390 1W	Metal Oxide	AB AA	R860,	VRS- VV3DB153J	15k 2W Metal Oxide	AA
S401 OSW- R	V3DB123J	12k 2W	Metal Oxíde	AA	866, 868		·	
S401 OSW- R	SWITC	HES		\neg		MISCELLA	NEOUS	
_	0015CEZZ	Servise		AC		VS6CV0829CEZZ	CDT O 1 1	
	0418CEZZ	Main Switc	,	AK		V30CV0829CEZZ	CRT Socket	AK
	0019CEZZ 0014CEZZ	Sub Power Sound (+)	Switch	AF AC				.
1003,		Sound (-)						<u> </u>
1004, 1005,		Channel (+ Channel (-				PWB-C DUNTK	4716DE01	
1008,		Tuning (+)	'	ſ		INTEGRATED	CIRCUITS	
1009,		Tuning (-)		-			omoon s	
1010, 1011		Fine (+) Fine (-)	1		IC301 IC1301	RH- i X0776CEZZ RH- i X0250CEZZ		AN

Ref. No.	Part No.	Description	Code	Ref. No.	Part No.	Description	Code
IC1302 IC1303, 1401,	RH- i X0241CEZZ VHi L A7016/ / - 1		AF AH	R301 R1313	RVR-B5139CEZZ RVR-B5142CEZZ	20k(B) RF-Sub-Sound 100k(B) Sub Sound	AB AD
1402					CAPACI	TORS	
	TRANSIS	TORS		C211	VCEAAA1CW337M	330 16V Electrolytic	AC AB
 0202, 440,	VS2SC1815GW-1	2SC1815(GW)	АВ	C337, 1308, 1328	VCEAAA1CW107M		
1305, 1306,				C1301, 1310 C1314,	RC-EZOOBBCEZZ	1000 25V Electrolytic	AC
1307, 1401, 1403,				1317, 1414		470 6.3V Electrolytic	AC
1405, 1406 Q1301	VS2SA1015Y/1E	2SA 1015(Y)	AC	C1408, 1410	VCEAAAOJW477M	470 B.SV Electrolytic	
					RESIST	ORS	1
	DIOD	ES		-	RR-XZ0022CEZZ	47 1/4W Fuse Resistor	АВ
D202, 301, 1304	RH- DX0179CEZZ	1SS177	AA	△R440, △ 1308, △ 1312, △ 1406, △ 1422	KH- X20022CE22	47 17410 1 230 1 1 2 1 2	
	COI	LS		R1301	VRN- VV3DB6R8J	6.8 2W Metal Film	AB
L207	VP-RF470K0000 VP-DF100K0000	47µН 10µН	AB AB				
304 L302	VP-LK180K0000	18µH	AB		PWB-D DUNT	[K4/15DEU I	
L303 L440	VP- DF 2R 7K 0000 VP- DF 1 20K 0000	2.7μH 12μH	AB AB	<u>.</u>	INTEGRATED	CIRCUITS	η
L1301, 1302 L1303	VP- CF 2R 2K 0000	2.2μH 12μH	AB	∆IC701 ∆IC702	RH- i X0810CEZZ RH- i X0221CEZZ	}	AS AE
L1401, 1403	VP- DF 150K0000	15 _µ H	AB AB		TRANSI	STORS	
L1402	VP- DF 3R 3K 0000	3.3µH	70		VS2SC3279//1E	2SC3279	T _{AA}
	CERAMIC	FILTERS		∆Q701 ∆Q702	VS2SC3279N/ - 1	2SC3279N 2SC3074	AC AF
CF304	RFI LA0025CEZZ	12M	AF	△Q703 △Q704	VS2SC3074//-1 VS2SC1815GW-1	2SC1815(GW)	АВ
CF305	RFILA0024CEZZ RFILA0023CEZZ	11.5M 10M	AF AF				
CF306 CF307, 310	RFI LC0029TAZZ	4.5M	AD		010		AC
CF308 CF309 CF438	RFiLC0144CEZZ RFiLC0145CEZZ RFiLC0024CEZZ	6.0M 6.5M	AD AE AE	D302 △D701	RH- DX0123CEZZ RH- DX0055TAZZ	TVR1D 1S1888	AD
CF439 CF1401	RFi L CO150CEZZ RFi L CO013CEZZ		AF AE	△ 704 △D705 △D706, 732	RH-DX0164CEZZ RH-DX0202CEZZ	ES-1F	AC
	TRANSF	ORMERS		△D708 △D711,	RH-DX0131CEZZ RH-DX0130CEZZ		AC
T201 T401	RCi Li 0371CEZZ RCi LD0132CEZZ		AD AD	△ 712, △ 715,			
T402	RCi LD0133CEZZ	1	AD	∆ 718 D721 D733	RH- DX0179CEZZ RH- DX0127CEZZ	1\$5295G	A/ A(
	CON	TROLS		- ∆VR701-		Varistor	
R218	RVR-B5137CEZZ	5k(B) RF-AGC	АВ				Į

	Part No.	Des	scription	Cod	e Ref. No	Part No.	1	Des	scription	Code
	PACKAG	SED CIRCUIT			△R705	RR- WZ0041CEZ	77 0 60		Cement	+-
APOR701	DUBTROOME	_		7	△R706	RR- WZ0086CE2	77 0.00	3W	Cement	AC
AFUN /UI-	RMPTP0040CEZ	z		AK	∆R709	VRS-VV3DB272		2W	Metal Oxide	AC
					∆R710	VRG-RF2HB220			Fuse Resistor	AA
					ΔR711,	VRD-RA2HD683			Carbon	· I
	. C	OILS			A 721	11.12.13000	/5 56k	1/2,44	Carbon	AA
				-,	∆R714	VRD-RA2HD393	206	1 (0)4(Carbon	1
L305,	VP-CF3R3K000	0 3.3μΗ		AB	ΔR719,	VRC-UA2HG825		1/2VV 1/2W		AA
731,	1	[∆ 720	1110-072110625	0.21	1 1/244	Solia	AA
732				1	△R722	VRW- KP4AC2R2	× 122		•	1
∆L701	RCI LF0064CEZZ			AG	ΔR723	VRD-RA2HD823		10W		AD
∆L702	RCi LF0073CEZZ	2		AG	12.11/20	VNU- NAZRUSZ3	J 82k	1/2W	Carbon	AA
∆L705	VP - DF 8R2K0000	3.2μH		AB	△ 728					}
∆L706	VP- CF820K0000	820 _# H		AB	ΔR729	VEN VVODEADA				
11708	VP- CF 101K0000	100 _µ H		AB	AR730	VRN- VV3DB1R0		2W	Metal Film	AB
AL709,	RCI LP0070CEZZ			AD	1	VRS-VV3DB271		2W	Metal Oxide	AA
∆ 710,		·		AD	△R731	VRG-RF2H82R2			Fuse Resistor	AB
711					∆R732	VRD-RA2HD390		1/2W	Carbon	AA
	}	i		1	∆R733,	VRD-RA2EE102	J 1k	1/4W	Carbon	AA
				-	△ 742				:	
	7704110				ΔR734	VRD-RA2HD223		1/2W	Carbon	AA
	TRANS	FORMER			∆R735	VRS- VV3DB333.		2W	Metal Oxide	AA
T701	STRUZGARAGE			1	∆R736	VRS- VV3DB393.		2W	Metal Oxide	AA
T701	RTRNZ0276CEZZ	REG.Transfo	rmer	AW	ΔR739	VRG-RF2EB1RO.	J 1 ·		Fuse Resistor	AB
				1	ΔR741	VRD-RA2HD470			Carbon	AA
				<u> </u>	∆R743	VRD-RA2EE681.			Carbon	AA
	CAPA	CITORS			ΔR744,	VRD-RA2HD181			Carbon	AA
				- -	∆ 745				00.0011	_^^ }
C339	VCEAAA1EW337M	330 25V	Electrolytic	AD I	∆R747	RR-WZ0015CEZZ	2 2.2 1	10W (Cement	AE
C340,	VCKYPA2HB102K		Ceramic	AA			- ' - '	, 51,	Consent	AE
712,		1220	OC. BITTIC	^^	_		i			.
718,		ľ		1		Micosi	LANGOUA			
732,] [IVIISCEL	LANEOUS	i		
733		1			ΔFB701,	DE! N. 00050575				$\neg \dashv$
C701	RC-FZ0018CEZZ	0.22 AC250	· ·	1 [-	RBLN-0037CEZZ	Ferrite	Bead		AB
C702	RC-KZ0029CEZZ	0.22 AC250		AH	△ 703,					Ī
	NO KEDOZOGEZZ	0.01 AC250	ov Ceramic	1	Δ 704					ļ
705,				<u> </u>	∆FB702	RBLN-0010CEZZ		Bead	İ	AC
713				1. 1	ΔFB705,	RBLN-0036CEZZ	Ferrite	Bead]	AB
2707	RC-EZO151CEZZ	200		, ,	△ 706				ľ	- 1
2708		330 400V	Electrolytic	AT						
709	VCQPSC2JA333K	0.033 630V	Polypro	AB					}	
1	VCKYPH3DB561K	560p 2kV	Ceramic	AC					i	- 1
	RC- KZ0024CEZZ	1000p 2kV	Ceramic	AD						
716	VCEAGA2AW106M	10 100V	Electrolytic			PWB-E DUN	TK 4717	'DEO	⊋ 2	
	VCEAGA1HW476M	47 50V	Electrolytic	AB	.)		11/47	DEU	3.5	
717	VCCSPA1HL221J	220p 50V	Ceramic	AA		CONT	ROLS			
	RC- KZ0023CEZZ	4700p 2kV	Ceramic	AD -	 					
720		i			∆R837	RVR-A4061CEZZ	10k(A)	Tint	f -	4.5
721	VCEAAA1CW226M	22 16V	Electrolytic	AB			1000	11111		AD .
722	VCEAGA1HW336M	33 50V	Electrolytic	AB F	<u>_</u>					
725	VCQYVA1HA822J	8200p 50V	Mylar	AA		SWI	TCH			
726	VCQYVA1HA103J	0.01 50V	Mylar	AA						
727	VCE9AA1HW335M	3.3 50V	Electrolytic		1 0824	QSW-S0078CEZZ	Colour	Sveten	n Switch	A 11
			(N.P.)	^-]			Q0,001 S	Jysten	. Switch	AH
731	VCEAAH2CW107M	100 160V	Electrolytic	AE		•				
	VCEAAA1EW227M	220 25V	Electrolytic							
736	VCKYPH3DB271K	270p 2kV		AC	i		1			. [
740	VCCSPA1HL151J	150p 50V	Ceramic	AC	7					
741	VCQYSH1HM102K	· '	Ceramic	AA ,		PWM-A DUN	TK4395	DEO	5	
	10415H11M102K	1000p50V	Mylar	AA		INTEGRATE				
	RESIST	ORS	·		IC931	RH- i X0226CEZZ				AV
	VRG-RF2HB3R3K	3.3 1/2W Fu	se Resistor	АВ			<u> </u>			_
345	THE IN LIBERTY !	1, 4, 1, 1, 4		, ,,,,,						
701, \	VRD- RA2HD154J	150k 1/2W Ca	rbon	AA		TRANS	ISTOR			İ
701, \ 702	VRD- RA2HD154J	150k 1/2W Ca	rbon		0.936	VS2SC1815GW1E	STOR 2SC 181			_

Ref. No.	Part No.	Description	Code	Ref. No.	Part No.	Description	Cod
	DIOD	ES	<u> </u>		MISCELLANE	OUS PARTS	,
D933, 934, 935, 937 D938	RH- DX0179CEZZ	188177	AA	Δ	QACCZ3015CEZZ QPL GA0002GEZZ QANTRO060CEZZ RRMCG0372CESB VSP0080P-B78A	AC Cord AC Plug Rod Antenna Remote Control Transmitter Speaker	AM AK AU BA
	PACKAGED	CIRCUITS	1				
M931 M932	RMPTC0094CEZZ RMPTA0063CEZZ		AD AC		CABINET	PARTS	
	TRANSFO	DRMERS	L	1	CCABA1634CE01	Front Cabinet Ass'y	BG
T931 T932, 933 T934	T932, RCi Li 0435CEZZ 933				Not Available GD6RF1590CESA HDECQ0275CESA JBTN-1347CESE JBTN-1348CESB HBDGB1057AFSB	Front Cabinet Door Control Indicator Power Button Channel/Volume Button "SHARP" Badge	AG AF AF AC AD
	CAPAC	ITORS	_	1-7 1-8	HI NDM2498CESA HBDGS3086CESA	Indicator (Inside Door) "11 SYSTEM" Badge	AE
C940 C944 C953, 954, 955	RC-KZ0056CEZZ VCEAGA1CW337M VCSATA1VE105K	0.1 16V Ceramic 330 16V Electrolytic 1 35V Tantalum	AB AC AD	1-9 1-10 2	GCÖVA1043GESA MSPRC0068CEFW GCABB1633CEKA	LED Cover Spring Rear Cabinet	AA
						a	

Ref. No.	Part No.	Description	Code	Ref. No.	Part No.	Description	Code		
	RRMCG0372CESE	R/C TRANSMITT	-R	TERMINALS					
•	INTEGRATE	D CIRCUIT			QTANZ0142PAZZ	Battery Terminal (+)	АВ		
13001	RH- i X0478PAZZ	LR3714M	АМ		QTANZ0143PAZZ QTANZ0138PAZZ	Battery Terminal (-)	AB AB		
	TRANSI	STORS					<u>L</u>		
Q3001 Q3002	VS2SC1815Y/1E VS2SC2120Y/-A	2SC1815Y 2SC2120Y	AB AC	1 2	GCABA0075AASA GCABB0057AASA	PARTS Cabinet Top Cabinet Rear	AK AD		
	DIODE				MSPRP0258PASA GC6VH0049PASA	Rubber Key Battery Cover	AG AB		
D3001	RH-PX0068PAZZ	GL521	AD	5 6	PFILWOO96PASA HPNLH0325PASA	Osc. Filter Indication Plate	AB AE		
	CERAMIC	FILTER			·				
CF3001	RFILFOO1OPAZZ	KBR455BTL	AE	ĺ					



SOLID STATE DEVICE BASE DIAGRAMS

